2012-04-27 20:24:05 +08:00
|
|
|
#
|
|
|
|
|
# Memory devices
|
|
|
|
|
#
|
|
|
|
|
|
|
|
|
|
menuconfig MEMORY
|
|
|
|
|
bool "Memory Controller drivers"
|
|
|
|
|
|
|
|
|
|
if MEMORY
|
|
|
|
|
|
|
|
|
|
config TI_EMIF
|
|
|
|
|
tristate "Texas Instruments EMIF driver"
|
2012-05-04 14:08:11 +08:00
|
|
|
depends on ARCH_OMAP2PLUS
|
2012-04-27 20:24:05 +08:00
|
|
|
select DDR
|
|
|
|
|
help
|
|
|
|
|
This driver is for the EMIF module available in Texas Instruments
|
|
|
|
|
SoCs. EMIF is an SDRAM controller that, based on its revision,
|
|
|
|
|
supports one or more of DDR2, DDR3, and LPDDR2 SDRAM protocols.
|
|
|
|
|
This driver takes care of only LPDDR2 memories presently. The
|
|
|
|
|
functions of the driver includes re-configuring AC timing
|
|
|
|
|
parameters and other settings during frequency, voltage and
|
|
|
|
|
temperature changes
|
|
|
|
|
|
2012-05-10 15:42:30 +08:00
|
|
|
config TEGRA20_MC
|
2012-05-11 14:56:24 +08:00
|
|
|
bool "Tegra20 Memory Controller(MC) driver"
|
|
|
|
|
default y
|
2012-05-10 15:42:30 +08:00
|
|
|
depends on ARCH_TEGRA_2x_SOC
|
2012-05-11 14:56:24 +08:00
|
|
|
help
|
|
|
|
|
This driver is for the Memory Controller(MC) module available
|
|
|
|
|
in Tegra20 SoCs, mainly for a address translation fault
|
|
|
|
|
analysis, especially for IOMMU/GART(Graphics Address
|
|
|
|
|
Relocation Table) module.
|
2012-05-10 15:42:30 +08:00
|
|
|
|
2012-05-10 15:42:32 +08:00
|
|
|
config TEGRA30_MC
|
2012-05-11 14:56:25 +08:00
|
|
|
bool "Tegra30 Memory Controller(MC) driver"
|
|
|
|
|
default y
|
2012-05-10 15:42:32 +08:00
|
|
|
depends on ARCH_TEGRA_3x_SOC
|
2012-05-11 14:56:25 +08:00
|
|
|
help
|
|
|
|
|
This driver is for the Memory Controller(MC) module available
|
|
|
|
|
in Tegra30 SoCs, mainly for a address translation fault
|
|
|
|
|
analysis, especially for IOMMU/SMMU(System Memory Management
|
|
|
|
|
Unit) module.
|
2012-05-10 15:42:32 +08:00
|
|
|
|
2012-04-27 20:24:05 +08:00
|
|
|
endif
|
