2019-05-19 20:07:45 +08:00
|
|
|
# SPDX-License-Identifier: GPL-2.0-only
|
2015-12-03 05:27:07 +08:00
|
|
|
menuconfig ARCH_MV78XX0
|
2016-01-25 19:44:10 +08:00
|
|
|
bool "Marvell MV78xx0"
|
|
|
|
|
depends on ARCH_MULTI_V5
|
2015-12-03 05:27:07 +08:00
|
|
|
select CPU_FEROCEON
|
2016-06-02 20:10:16 +08:00
|
|
|
select GPIOLIB
|
2015-12-03 05:27:07 +08:00
|
|
|
select MVEBU_MBUS
|
2018-11-16 03:05:32 +08:00
|
|
|
select FORCE_PCI
|
2015-12-03 05:27:07 +08:00
|
|
|
select PLAT_ORION_LEGACY
|
|
|
|
|
help
|
|
|
|
|
Support for the following Marvell MV78xx0 series SoCs:
|
|
|
|
|
MV781x0, MV782x0.
|
[ARM] add Marvell 78xx0 ARM SoC support
The Marvell Discovery Duo (MV78xx0) is a family of ARM SoCs featuring
(depending on the model) one or two Feroceon CPU cores with 512K of L2
cache and VFP coprocessors running at (depending on the model) between
800 MHz and 1.2 GHz, and features a DDR2 controller, two PCIe
interfaces that can each run either in x4 or quad x1 mode, three USB
2.0 interfaces, two 3Gb/s SATA II interfaces, a SPI interface, two
TWSI interfaces, a crypto accelerator, IDMA/XOR engines, a SPI
interface, four UARTs, and depending on the model, two or four gigabit
ethernet interfaces.
This patch adds basic support for the platform, and allows booting
on the MV78x00 development board, with functional UARTs, SATA, PCIe,
GigE and USB ports.
Signed-off-by: Stanislav Samsonov <samsonov@marvell.com>
Signed-off-by: Lennert Buytenhek <buytenh@marvell.com>
2008-06-23 04:45:10 +08:00
|
|
|
|
2015-12-03 05:27:07 +08:00
|
|
|
if ARCH_MV78XX0
|
[ARM] add Marvell 78xx0 ARM SoC support
The Marvell Discovery Duo (MV78xx0) is a family of ARM SoCs featuring
(depending on the model) one or two Feroceon CPU cores with 512K of L2
cache and VFP coprocessors running at (depending on the model) between
800 MHz and 1.2 GHz, and features a DDR2 controller, two PCIe
interfaces that can each run either in x4 or quad x1 mode, three USB
2.0 interfaces, two 3Gb/s SATA II interfaces, a SPI interface, two
TWSI interfaces, a crypto accelerator, IDMA/XOR engines, a SPI
interface, four UARTs, and depending on the model, two or four gigabit
ethernet interfaces.
This patch adds basic support for the platform, and allows booting
on the MV78x00 development board, with functional UARTs, SATA, PCIe,
GigE and USB ports.
Signed-off-by: Stanislav Samsonov <samsonov@marvell.com>
Signed-off-by: Lennert Buytenhek <buytenh@marvell.com>
2008-06-23 04:45:10 +08:00
|
|
|
|
|
|
|
|
config MACH_DB78X00_BP
|
|
|
|
|
bool "Marvell DB-78x00-BP Development Board"
|
|
|
|
|
help
|
|
|
|
|
Say 'Y' here if you want your kernel to support the
|
|
|
|
|
Marvell DB-78x00-BP Development Board.
|
|
|
|
|
|
2009-03-12 16:48:37 +08:00
|
|
|
config MACH_RD78X00_MASA
|
|
|
|
|
bool "Marvell RD-78x00-mASA Reference Design"
|
|
|
|
|
help
|
|
|
|
|
Say 'Y' here if you want your kernel to support the
|
|
|
|
|
Marvell RD-78x00-mASA Reference Design.
|
|
|
|
|
|
2010-02-23 21:51:24 +08:00
|
|
|
config MACH_TERASTATION_WXL
|
|
|
|
|
bool "Buffalo WLX (Terastation Duo) NAS"
|
|
|
|
|
help
|
|
|
|
|
Say 'Y' here if you want your kernel to support the
|
|
|
|
|
Buffalo WXL Nas.
|
|
|
|
|
|
[ARM] add Marvell 78xx0 ARM SoC support
The Marvell Discovery Duo (MV78xx0) is a family of ARM SoCs featuring
(depending on the model) one or two Feroceon CPU cores with 512K of L2
cache and VFP coprocessors running at (depending on the model) between
800 MHz and 1.2 GHz, and features a DDR2 controller, two PCIe
interfaces that can each run either in x4 or quad x1 mode, three USB
2.0 interfaces, two 3Gb/s SATA II interfaces, a SPI interface, two
TWSI interfaces, a crypto accelerator, IDMA/XOR engines, a SPI
interface, four UARTs, and depending on the model, two or four gigabit
ethernet interfaces.
This patch adds basic support for the platform, and allows booting
on the MV78x00 development board, with functional UARTs, SATA, PCIe,
GigE and USB ports.
Signed-off-by: Stanislav Samsonov <samsonov@marvell.com>
Signed-off-by: Lennert Buytenhek <buytenh@marvell.com>
2008-06-23 04:45:10 +08:00
|
|
|
endif
|
