2013-05-28 17:12:22 +08:00
|
|
|
/*
|
|
|
|
* Copyright 2013 Freescale Semiconductor, Inc.
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
* it under the terms of the GNU General Public License as published by
|
|
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
|
|
* (at your option) any later version.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include "skeleton.dtsi"
|
|
|
|
#include "vf610-pinfunc.h"
|
|
|
|
#include <dt-bindings/clock/vf610-clock.h>
|
2013-12-25 14:19:27 +08:00
|
|
|
#include <dt-bindings/interrupt-controller/irq.h>
|
2013-05-28 17:12:22 +08:00
|
|
|
|
|
|
|
/ {
|
|
|
|
aliases {
|
|
|
|
serial0 = &uart0;
|
|
|
|
serial1 = &uart1;
|
|
|
|
serial2 = &uart2;
|
|
|
|
serial3 = &uart3;
|
|
|
|
serial4 = &uart4;
|
|
|
|
serial5 = &uart5;
|
|
|
|
gpio0 = &gpio1;
|
|
|
|
gpio1 = &gpio2;
|
|
|
|
gpio2 = &gpio3;
|
|
|
|
gpio3 = &gpio4;
|
|
|
|
gpio4 = &gpio5;
|
|
|
|
};
|
|
|
|
|
|
|
|
cpus {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
|
|
|
cpu@0 {
|
|
|
|
compatible = "arm,cortex-a5";
|
|
|
|
device_type = "cpu";
|
|
|
|
reg = <0x0>;
|
|
|
|
next-level-cache = <&L2>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
clocks {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
|
|
|
sxosc {
|
|
|
|
compatible = "fixed-clock";
|
|
|
|
clock-frequency = <32768>;
|
|
|
|
};
|
|
|
|
|
|
|
|
fxosc {
|
|
|
|
compatible = "fixed-clock";
|
|
|
|
clock-frequency = <24000000>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
soc {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <1>;
|
|
|
|
compatible = "simple-bus";
|
|
|
|
interrupt-parent = <&intc>;
|
|
|
|
ranges;
|
|
|
|
|
|
|
|
aips0: aips-bus@40000000 {
|
|
|
|
compatible = "fsl,aips-bus", "simple-bus";
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <1>;
|
|
|
|
interrupt-parent = <&intc>;
|
|
|
|
reg = <0x40000000 0x70000>;
|
|
|
|
ranges;
|
|
|
|
|
|
|
|
intc: interrupt-controller@40002000 {
|
|
|
|
compatible = "arm,cortex-a9-gic";
|
|
|
|
#interrupt-cells = <3>;
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <1>;
|
|
|
|
interrupt-controller;
|
|
|
|
reg = <0x40003000 0x1000>,
|
|
|
|
<0x40002100 0x100>;
|
|
|
|
};
|
|
|
|
|
|
|
|
L2: l2-cache@40006000 {
|
|
|
|
compatible = "arm,pl310-cache";
|
|
|
|
reg = <0x40006000 0x1000>;
|
|
|
|
cache-unified;
|
|
|
|
cache-level = <2>;
|
|
|
|
arm,data-latency = <1 1 1>;
|
|
|
|
arm,tag-latency = <2 2 2>;
|
|
|
|
};
|
|
|
|
|
2014-02-18 10:17:11 +08:00
|
|
|
edma0: dma-controller@40018000 {
|
|
|
|
#dma-cells = <2>;
|
|
|
|
compatible = "fsl,vf610-edma";
|
|
|
|
reg = <0x40018000 0x2000>,
|
|
|
|
<0x40024000 0x1000>,
|
|
|
|
<0x40025000 0x1000>;
|
|
|
|
interrupts = <0 8 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<0 9 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
interrupt-names = "edma-tx", "edma-err";
|
|
|
|
dma-channels = <32>;
|
|
|
|
clock-names = "dmamux0", "dmamux1";
|
|
|
|
clocks = <&clks VF610_CLK_DMAMUX0>,
|
|
|
|
<&clks VF610_CLK_DMAMUX1>;
|
|
|
|
};
|
|
|
|
|
2013-05-28 17:12:22 +08:00
|
|
|
uart0: serial@40027000 {
|
|
|
|
compatible = "fsl,vf610-lpuart";
|
|
|
|
reg = <0x40027000 0x1000>;
|
2013-12-25 14:19:27 +08:00
|
|
|
interrupts = <0 61 IRQ_TYPE_LEVEL_HIGH>;
|
2013-05-28 17:12:22 +08:00
|
|
|
clocks = <&clks VF610_CLK_UART0>;
|
|
|
|
clock-names = "ipg";
|
2014-02-17 13:28:06 +08:00
|
|
|
dmas = <&edma0 0 2>,
|
|
|
|
<&edma0 0 3>;
|
|
|
|
dma-names = "rx","tx";
|
2013-05-28 17:12:22 +08:00
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
uart1: serial@40028000 {
|
|
|
|
compatible = "fsl,vf610-lpuart";
|
|
|
|
reg = <0x40028000 0x1000>;
|
2013-12-25 14:19:27 +08:00
|
|
|
interrupts = <0 62 IRQ_TYPE_LEVEL_HIGH>;
|
2013-05-28 17:12:22 +08:00
|
|
|
clocks = <&clks VF610_CLK_UART1>;
|
|
|
|
clock-names = "ipg";
|
2014-02-17 13:28:06 +08:00
|
|
|
dmas = <&edma0 0 4>,
|
|
|
|
<&edma0 0 5>;
|
|
|
|
dma-names = "rx","tx";
|
2013-05-28 17:12:22 +08:00
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
uart2: serial@40029000 {
|
|
|
|
compatible = "fsl,vf610-lpuart";
|
|
|
|
reg = <0x40029000 0x1000>;
|
2013-12-25 14:19:27 +08:00
|
|
|
interrupts = <0 63 IRQ_TYPE_LEVEL_HIGH>;
|
2013-05-28 17:12:22 +08:00
|
|
|
clocks = <&clks VF610_CLK_UART2>;
|
|
|
|
clock-names = "ipg";
|
2014-02-17 13:28:06 +08:00
|
|
|
dmas = <&edma0 0 6>,
|
|
|
|
<&edma0 0 7>;
|
|
|
|
dma-names = "rx","tx";
|
2013-05-28 17:12:22 +08:00
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
uart3: serial@4002a000 {
|
|
|
|
compatible = "fsl,vf610-lpuart";
|
|
|
|
reg = <0x4002a000 0x1000>;
|
2013-12-25 14:19:27 +08:00
|
|
|
interrupts = <0 64 IRQ_TYPE_LEVEL_HIGH>;
|
2013-05-28 17:12:22 +08:00
|
|
|
clocks = <&clks VF610_CLK_UART3>;
|
|
|
|
clock-names = "ipg";
|
2014-02-17 13:28:06 +08:00
|
|
|
dmas = <&edma0 0 8>,
|
|
|
|
<&edma0 0 9>;
|
|
|
|
dma-names = "rx","tx";
|
2013-05-28 17:12:22 +08:00
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2013-08-30 11:19:48 +08:00
|
|
|
dspi0: dspi0@4002c000 {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
compatible = "fsl,vf610-dspi";
|
|
|
|
reg = <0x4002c000 0x1000>;
|
2013-12-25 14:19:27 +08:00
|
|
|
interrupts = <0 67 IRQ_TYPE_LEVEL_HIGH>;
|
2013-08-30 11:19:48 +08:00
|
|
|
clocks = <&clks VF610_CLK_DSPI0>;
|
|
|
|
clock-names = "dspi";
|
|
|
|
spi-num-chipselects = <5>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2013-05-28 17:12:22 +08:00
|
|
|
sai2: sai@40031000 {
|
|
|
|
compatible = "fsl,vf610-sai";
|
|
|
|
reg = <0x40031000 0x1000>;
|
2013-12-25 14:19:27 +08:00
|
|
|
interrupts = <0 86 IRQ_TYPE_LEVEL_HIGH>;
|
2013-05-28 17:12:22 +08:00
|
|
|
clocks = <&clks VF610_CLK_SAI2>;
|
|
|
|
clock-names = "sai";
|
2014-02-19 15:42:28 +08:00
|
|
|
dma-names = "tx", "rx";
|
|
|
|
dmas = <&edma0 0 21>,
|
|
|
|
<&edma0 0 20>;
|
2013-05-28 17:12:22 +08:00
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
pit: pit@40037000 {
|
|
|
|
compatible = "fsl,vf610-pit";
|
|
|
|
reg = <0x40037000 0x1000>;
|
2013-12-25 14:19:27 +08:00
|
|
|
interrupts = <0 39 IRQ_TYPE_LEVEL_HIGH>;
|
2013-05-28 17:12:22 +08:00
|
|
|
clocks = <&clks VF610_CLK_PIT>;
|
|
|
|
clock-names = "pit";
|
|
|
|
};
|
|
|
|
|
2014-02-21 13:24:16 +08:00
|
|
|
adc0: adc@4003b000 {
|
|
|
|
compatible = "fsl,vf610-adc";
|
|
|
|
reg = <0x4003b000 0x1000>;
|
|
|
|
interrupts = <0 53 0x04>;
|
|
|
|
clocks = <&clks VF610_CLK_ADC0>;
|
|
|
|
clock-names = "adc";
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2013-05-28 17:12:22 +08:00
|
|
|
wdog@4003e000 {
|
|
|
|
compatible = "fsl,vf610-wdt", "fsl,imx21-wdt";
|
|
|
|
reg = <0x4003e000 0x1000>;
|
|
|
|
clocks = <&clks VF610_CLK_WDT>;
|
|
|
|
clock-names = "wdog";
|
|
|
|
};
|
|
|
|
|
|
|
|
qspi0: quadspi@40044000 {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
compatible = "fsl,vf610-qspi";
|
|
|
|
reg = <0x40044000 0x1000>;
|
2013-12-25 14:19:27 +08:00
|
|
|
interrupts = <0 24 IRQ_TYPE_LEVEL_HIGH>;
|
2013-05-28 17:12:22 +08:00
|
|
|
clocks = <&clks VF610_CLK_QSPI0_EN>,
|
|
|
|
<&clks VF610_CLK_QSPI0>;
|
|
|
|
clock-names = "qspi_en", "qspi";
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
iomuxc: iomuxc@40048000 {
|
|
|
|
compatible = "fsl,vf610-iomuxc";
|
|
|
|
reg = <0x40048000 0x1000>;
|
2013-06-14 04:59:53 +08:00
|
|
|
#gpio-range-cells = <3>;
|
2013-05-28 17:12:22 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
gpio1: gpio@40049000 {
|
|
|
|
compatible = "fsl,vf610-gpio";
|
|
|
|
reg = <0x40049000 0x1000 0x400ff000 0x40>;
|
2013-12-25 14:19:27 +08:00
|
|
|
interrupts = <0 107 IRQ_TYPE_LEVEL_HIGH>;
|
2013-05-28 17:12:22 +08:00
|
|
|
gpio-controller;
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
interrupt-controller;
|
|
|
|
#interrupt-cells = <2>;
|
2013-06-14 04:59:53 +08:00
|
|
|
gpio-ranges = <&iomuxc 0 0 32>;
|
2013-05-28 17:12:22 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
gpio2: gpio@4004a000 {
|
|
|
|
compatible = "fsl,vf610-gpio";
|
|
|
|
reg = <0x4004a000 0x1000 0x400ff040 0x40>;
|
2013-12-25 14:19:27 +08:00
|
|
|
interrupts = <0 108 IRQ_TYPE_LEVEL_HIGH>;
|
2013-05-28 17:12:22 +08:00
|
|
|
gpio-controller;
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
interrupt-controller;
|
|
|
|
#interrupt-cells = <2>;
|
2013-06-14 04:59:53 +08:00
|
|
|
gpio-ranges = <&iomuxc 0 32 32>;
|
2013-05-28 17:12:22 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
gpio3: gpio@4004b000 {
|
|
|
|
compatible = "fsl,vf610-gpio";
|
|
|
|
reg = <0x4004b000 0x1000 0x400ff080 0x40>;
|
2013-12-25 14:19:27 +08:00
|
|
|
interrupts = <0 109 IRQ_TYPE_LEVEL_HIGH>;
|
2013-05-28 17:12:22 +08:00
|
|
|
gpio-controller;
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
interrupt-controller;
|
|
|
|
#interrupt-cells = <2>;
|
2013-06-14 04:59:53 +08:00
|
|
|
gpio-ranges = <&iomuxc 0 64 32>;
|
2013-05-28 17:12:22 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
gpio4: gpio@4004c000 {
|
|
|
|
compatible = "fsl,vf610-gpio";
|
|
|
|
reg = <0x4004c000 0x1000 0x400ff0c0 0x40>;
|
2013-12-25 14:19:27 +08:00
|
|
|
interrupts = <0 110 IRQ_TYPE_LEVEL_HIGH>;
|
2013-05-28 17:12:22 +08:00
|
|
|
gpio-controller;
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
interrupt-controller;
|
|
|
|
#interrupt-cells = <2>;
|
2013-06-14 04:59:53 +08:00
|
|
|
gpio-ranges = <&iomuxc 0 96 32>;
|
2013-05-28 17:12:22 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
gpio5: gpio@4004d000 {
|
|
|
|
compatible = "fsl,vf610-gpio";
|
|
|
|
reg = <0x4004d000 0x1000 0x400ff100 0x40>;
|
2013-12-25 14:19:27 +08:00
|
|
|
interrupts = <0 111 IRQ_TYPE_LEVEL_HIGH>;
|
2013-05-28 17:12:22 +08:00
|
|
|
gpio-controller;
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
interrupt-controller;
|
|
|
|
#interrupt-cells = <2>;
|
2013-06-14 04:59:53 +08:00
|
|
|
gpio-ranges = <&iomuxc 0 128 7>;
|
2013-05-28 17:12:22 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
anatop@40050000 {
|
|
|
|
compatible = "fsl,vf610-anatop";
|
|
|
|
reg = <0x40050000 0x1000>;
|
|
|
|
};
|
|
|
|
|
|
|
|
i2c0: i2c@40066000 {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
compatible = "fsl,vf610-i2c";
|
|
|
|
reg = <0x40066000 0x1000>;
|
2013-12-25 14:19:27 +08:00
|
|
|
interrupts =<0 71 IRQ_TYPE_LEVEL_HIGH>;
|
2013-05-28 17:12:22 +08:00
|
|
|
clocks = <&clks VF610_CLK_I2C0>;
|
|
|
|
clock-names = "ipg";
|
2014-02-27 14:06:19 +08:00
|
|
|
dmas = <&edma0 0 50>,
|
|
|
|
<&edma0 0 51>;
|
|
|
|
dma-names = "rx","tx";
|
2013-05-28 17:12:22 +08:00
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
clks: ccm@4006b000 {
|
|
|
|
compatible = "fsl,vf610-ccm";
|
|
|
|
reg = <0x4006b000 0x1000>;
|
|
|
|
#clock-cells = <1>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
aips1: aips-bus@40080000 {
|
|
|
|
compatible = "fsl,aips-bus", "simple-bus";
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <1>;
|
|
|
|
reg = <0x40080000 0x80000>;
|
|
|
|
ranges;
|
|
|
|
|
2014-02-18 10:17:11 +08:00
|
|
|
edma1: dma-controller@40098000 {
|
|
|
|
#dma-cells = <2>;
|
|
|
|
compatible = "fsl,vf610-edma";
|
|
|
|
reg = <0x40098000 0x2000>,
|
|
|
|
<0x400a1000 0x1000>,
|
|
|
|
<0x400a2000 0x1000>;
|
|
|
|
interrupts = <0 10 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<0 11 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
interrupt-names = "edma-tx", "edma-err";
|
|
|
|
dma-channels = <32>;
|
|
|
|
clock-names = "dmamux0", "dmamux1";
|
|
|
|
clocks = <&clks VF610_CLK_DMAMUX2>,
|
|
|
|
<&clks VF610_CLK_DMAMUX3>;
|
|
|
|
};
|
|
|
|
|
2013-05-28 17:12:22 +08:00
|
|
|
uart4: serial@400a9000 {
|
|
|
|
compatible = "fsl,vf610-lpuart";
|
|
|
|
reg = <0x400a9000 0x1000>;
|
2013-12-25 14:19:27 +08:00
|
|
|
interrupts = <0 65 IRQ_TYPE_LEVEL_HIGH>;
|
2013-05-28 17:12:22 +08:00
|
|
|
clocks = <&clks VF610_CLK_UART4>;
|
|
|
|
clock-names = "ipg";
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
uart5: serial@400aa000 {
|
|
|
|
compatible = "fsl,vf610-lpuart";
|
|
|
|
reg = <0x400aa000 0x1000>;
|
2013-12-25 14:19:27 +08:00
|
|
|
interrupts = <0 66 IRQ_TYPE_LEVEL_HIGH>;
|
2013-05-28 17:12:22 +08:00
|
|
|
clocks = <&clks VF610_CLK_UART5>;
|
|
|
|
clock-names = "ipg";
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2014-02-21 13:24:16 +08:00
|
|
|
adc1: adc@400bb000 {
|
|
|
|
compatible = "fsl,vf610-adc";
|
|
|
|
reg = <0x400bb000 0x1000>;
|
|
|
|
interrupts = <0 54 0x04>;
|
|
|
|
clocks = <&clks VF610_CLK_ADC1>;
|
|
|
|
clock-names = "adc";
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2013-05-28 17:12:22 +08:00
|
|
|
fec0: ethernet@400d0000 {
|
|
|
|
compatible = "fsl,mvf600-fec";
|
|
|
|
reg = <0x400d0000 0x1000>;
|
2013-12-25 14:19:27 +08:00
|
|
|
interrupts = <0 78 IRQ_TYPE_LEVEL_HIGH>;
|
2013-07-10 14:05:44 +08:00
|
|
|
clocks = <&clks VF610_CLK_ENET0>,
|
|
|
|
<&clks VF610_CLK_ENET0>,
|
2013-05-28 17:12:22 +08:00
|
|
|
<&clks VF610_CLK_ENET>;
|
|
|
|
clock-names = "ipg", "ahb", "ptp";
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
fec1: ethernet@400d1000 {
|
|
|
|
compatible = "fsl,mvf600-fec";
|
|
|
|
reg = <0x400d1000 0x1000>;
|
2013-12-25 14:19:27 +08:00
|
|
|
interrupts = <0 79 IRQ_TYPE_LEVEL_HIGH>;
|
2013-07-10 14:05:44 +08:00
|
|
|
clocks = <&clks VF610_CLK_ENET1>,
|
|
|
|
<&clks VF610_CLK_ENET1>,
|
2013-05-28 17:12:22 +08:00
|
|
|
<&clks VF610_CLK_ENET>;
|
|
|
|
clock-names = "ipg", "ahb", "ptp";
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|