2012-08-16 01:07:34 +08:00
|
|
|
/include/ "skeleton.dtsi"
|
|
|
|
|
2013-07-29 20:31:51 +08:00
|
|
|
#define MBUS_ID(target,attributes) (((target) << 24) | ((attributes) << 16))
|
|
|
|
|
2012-08-16 01:07:34 +08:00
|
|
|
/ {
|
|
|
|
compatible = "marvell,dove";
|
|
|
|
model = "Marvell Armada 88AP510 SoC";
|
|
|
|
|
2012-11-19 17:39:55 +08:00
|
|
|
aliases {
|
|
|
|
gpio0 = &gpio0;
|
|
|
|
gpio1 = &gpio1;
|
|
|
|
gpio2 = &gpio2;
|
|
|
|
};
|
|
|
|
|
2013-07-29 20:29:03 +08:00
|
|
|
cpus {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
|
|
|
cpu0: cpu@0 {
|
|
|
|
compatible = "marvell,pj4a", "marvell,sheeva-v7";
|
|
|
|
device_type = "cpu";
|
|
|
|
next-level-cache = <&l2>;
|
|
|
|
reg = <0>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
l2: l2-cache {
|
|
|
|
compatible = "marvell,tauros2-cache";
|
|
|
|
marvell,tauros2-cache-features = <0>;
|
|
|
|
};
|
|
|
|
|
2012-09-25 08:02:16 +08:00
|
|
|
soc@f1000000 {
|
2012-08-16 01:07:34 +08:00
|
|
|
compatible = "simple-bus";
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <1>;
|
2012-09-25 08:02:16 +08:00
|
|
|
interrupt-parent = <&intc>;
|
|
|
|
|
|
|
|
ranges = <0xc8000000 0xc8000000 0x0100000 /* CESA SRAM 1M */
|
|
|
|
0xe0000000 0xe0000000 0x8000000 /* PCIe0 Mem 128M */
|
|
|
|
0xe8000000 0xe8000000 0x8000000 /* PCIe1 Mem 128M */
|
|
|
|
0xf0000000 0xf0000000 0x0100000 /* ScratchPad 1M */
|
|
|
|
0x00000000 0xf1000000 0x1000000 /* SB/NB regs 16M */
|
|
|
|
0xf2000000 0xf2000000 0x0100000 /* PCIe0 I/O 1M */
|
|
|
|
0xf2100000 0xf2100000 0x0100000 /* PCIe0 I/O 1M */
|
|
|
|
0xf8000000 0xf8000000 0x8000000>; /* BootROM 128M */
|
2012-08-16 01:07:34 +08:00
|
|
|
|
2013-07-02 19:03:37 +08:00
|
|
|
timer: timer@20300 {
|
|
|
|
compatible = "marvell,orion-timer";
|
|
|
|
reg = <0x20300 0x20>;
|
|
|
|
interrupt-parent = <&bridge_intc>;
|
|
|
|
interrupts = <1>, <2>;
|
|
|
|
clocks = <&core_clk 0>;
|
|
|
|
};
|
|
|
|
|
|
|
|
intc: main-interrupt-ctrl@20200 {
|
2012-09-25 08:02:16 +08:00
|
|
|
compatible = "marvell,orion-intc";
|
|
|
|
interrupt-controller;
|
|
|
|
#interrupt-cells = <1>;
|
2013-07-02 19:03:37 +08:00
|
|
|
reg = <0x20200 0x10>, <0x20210 0x10>;
|
|
|
|
};
|
|
|
|
|
|
|
|
bridge_intc: bridge-interrupt-ctrl@20110 {
|
|
|
|
compatible = "marvell,orion-bridge-intc";
|
|
|
|
interrupt-controller;
|
|
|
|
#interrupt-cells = <1>;
|
|
|
|
reg = <0x20110 0x8>;
|
|
|
|
interrupts = <0>;
|
|
|
|
marvell,#interrupts = <5>;
|
2012-09-25 08:02:16 +08:00
|
|
|
};
|
|
|
|
|
2012-11-17 22:22:27 +08:00
|
|
|
core_clk: core-clocks@d0214 {
|
|
|
|
compatible = "marvell,dove-core-clock";
|
|
|
|
reg = <0xd0214 0x4>;
|
|
|
|
#clock-cells = <1>;
|
|
|
|
};
|
|
|
|
|
2013-07-29 20:29:03 +08:00
|
|
|
gate_clk: clock-gating-ctrl@d0038 {
|
2012-11-17 22:22:27 +08:00
|
|
|
compatible = "marvell,dove-gating-clock";
|
|
|
|
reg = <0xd0038 0x4>;
|
|
|
|
clocks = <&core_clk 0>;
|
|
|
|
#clock-cells = <1>;
|
|
|
|
};
|
|
|
|
|
2013-07-29 20:29:03 +08:00
|
|
|
thermal: thermal-diode@d001c {
|
2013-02-06 14:35:27 +08:00
|
|
|
compatible = "marvell,dove-thermal";
|
|
|
|
reg = <0xd001c 0x0c>, <0xd005c 0x08>;
|
|
|
|
};
|
|
|
|
|
2012-08-16 01:07:34 +08:00
|
|
|
uart0: serial@12000 {
|
|
|
|
compatible = "ns16550a";
|
|
|
|
reg = <0x12000 0x100>;
|
|
|
|
reg-shift = <2>;
|
|
|
|
interrupts = <7>;
|
2013-01-30 04:59:46 +08:00
|
|
|
clocks = <&core_clk 0>;
|
2012-08-16 01:07:34 +08:00
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
uart1: serial@12100 {
|
|
|
|
compatible = "ns16550a";
|
|
|
|
reg = <0x12100 0x100>;
|
|
|
|
reg-shift = <2>;
|
|
|
|
interrupts = <8>;
|
2013-01-30 04:59:46 +08:00
|
|
|
clocks = <&core_clk 0>;
|
2013-07-29 20:29:03 +08:00
|
|
|
pinctrl-0 = <&pmx_uart1>;
|
|
|
|
pinctrl-names = "default";
|
2012-08-16 01:07:34 +08:00
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
uart2: serial@12200 {
|
|
|
|
compatible = "ns16550a";
|
|
|
|
reg = <0x12000 0x100>;
|
|
|
|
reg-shift = <2>;
|
|
|
|
interrupts = <9>;
|
2013-01-30 04:59:46 +08:00
|
|
|
clocks = <&core_clk 0>;
|
2012-08-16 01:07:34 +08:00
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
uart3: serial@12300 {
|
|
|
|
compatible = "ns16550a";
|
|
|
|
reg = <0x12100 0x100>;
|
|
|
|
reg-shift = <2>;
|
|
|
|
interrupts = <10>;
|
2013-01-30 04:59:46 +08:00
|
|
|
clocks = <&core_clk 0>;
|
2012-08-16 01:07:34 +08:00
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2013-07-29 20:29:03 +08:00
|
|
|
gpio0: gpio-ctrl@d0400 {
|
2012-08-16 01:07:34 +08:00
|
|
|
compatible = "marvell,orion-gpio";
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
gpio-controller;
|
|
|
|
reg = <0xd0400 0x20>;
|
2012-11-19 17:39:55 +08:00
|
|
|
ngpios = <32>;
|
|
|
|
interrupt-controller;
|
2013-01-23 16:38:16 +08:00
|
|
|
#interrupt-cells = <2>;
|
2012-08-16 01:07:34 +08:00
|
|
|
interrupts = <12>, <13>, <14>, <60>;
|
|
|
|
};
|
|
|
|
|
2013-07-29 20:29:03 +08:00
|
|
|
gpio1: gpio-ctrl@d0420 {
|
2012-08-16 01:07:34 +08:00
|
|
|
compatible = "marvell,orion-gpio";
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
gpio-controller;
|
|
|
|
reg = <0xd0420 0x20>;
|
2012-11-19 17:39:55 +08:00
|
|
|
ngpios = <32>;
|
|
|
|
interrupt-controller;
|
2013-01-23 16:38:16 +08:00
|
|
|
#interrupt-cells = <2>;
|
2012-08-16 01:07:34 +08:00
|
|
|
interrupts = <61>;
|
|
|
|
};
|
|
|
|
|
2013-07-29 20:29:03 +08:00
|
|
|
gpio2: gpio-ctrl@e8400 {
|
2012-08-16 01:07:34 +08:00
|
|
|
compatible = "marvell,orion-gpio";
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
gpio-controller;
|
|
|
|
reg = <0xe8400 0x0c>;
|
2012-11-19 17:39:55 +08:00
|
|
|
ngpios = <8>;
|
|
|
|
};
|
|
|
|
|
2013-07-29 20:29:03 +08:00
|
|
|
pinctrl: pin-ctrl@d0200 {
|
2012-11-19 17:39:55 +08:00
|
|
|
compatible = "marvell,dove-pinctrl";
|
|
|
|
reg = <0xd0200 0x10>;
|
2012-11-27 03:16:38 +08:00
|
|
|
clocks = <&gate_clk 22>;
|
2013-07-29 20:29:03 +08:00
|
|
|
|
|
|
|
pmx_gpio_0: pmx-gpio-0 {
|
|
|
|
marvell,pins = "mpp0";
|
|
|
|
marvell,function = "gpio";
|
|
|
|
};
|
|
|
|
|
|
|
|
pmx_gpio_1: pmx-gpio-1 {
|
|
|
|
marvell,pins = "mpp1";
|
|
|
|
marvell,function = "gpio";
|
|
|
|
};
|
|
|
|
|
|
|
|
pmx_gpio_2: pmx-gpio-2 {
|
|
|
|
marvell,pins = "mpp2";
|
|
|
|
marvell,function = "gpio";
|
|
|
|
};
|
|
|
|
|
|
|
|
pmx_gpio_3: pmx-gpio-3 {
|
|
|
|
marvell,pins = "mpp3";
|
|
|
|
marvell,function = "gpio";
|
|
|
|
};
|
|
|
|
|
|
|
|
pmx_gpio_4: pmx-gpio-4 {
|
|
|
|
marvell,pins = "mpp4";
|
|
|
|
marvell,function = "gpio";
|
|
|
|
};
|
|
|
|
|
|
|
|
pmx_gpio_5: pmx-gpio-5 {
|
|
|
|
marvell,pins = "mpp5";
|
|
|
|
marvell,function = "gpio";
|
|
|
|
};
|
|
|
|
|
|
|
|
pmx_gpio_6: pmx-gpio-6 {
|
|
|
|
marvell,pins = "mpp6";
|
|
|
|
marvell,function = "gpio";
|
|
|
|
};
|
|
|
|
|
|
|
|
pmx_gpio_7: pmx-gpio-7 {
|
|
|
|
marvell,pins = "mpp7";
|
|
|
|
marvell,function = "gpio";
|
|
|
|
};
|
|
|
|
|
|
|
|
pmx_gpio_8: pmx-gpio-8 {
|
|
|
|
marvell,pins = "mpp8";
|
|
|
|
marvell,function = "gpio";
|
|
|
|
};
|
|
|
|
|
|
|
|
pmx_gpio_9: pmx-gpio-9 {
|
|
|
|
marvell,pins = "mpp9";
|
|
|
|
marvell,function = "gpio";
|
|
|
|
};
|
|
|
|
|
|
|
|
pmx_gpio_10: pmx-gpio-10 {
|
|
|
|
marvell,pins = "mpp10";
|
|
|
|
marvell,function = "gpio";
|
|
|
|
};
|
|
|
|
|
|
|
|
pmx_gpio_11: pmx-gpio-11 {
|
|
|
|
marvell,pins = "mpp11";
|
|
|
|
marvell,function = "gpio";
|
|
|
|
};
|
|
|
|
|
|
|
|
pmx_gpio_12: pmx-gpio-12 {
|
|
|
|
marvell,pins = "mpp12";
|
|
|
|
marvell,function = "gpio";
|
|
|
|
};
|
|
|
|
|
|
|
|
pmx_gpio_13: pmx-gpio-13 {
|
|
|
|
marvell,pins = "mpp13";
|
|
|
|
marvell,function = "gpio";
|
|
|
|
};
|
|
|
|
|
|
|
|
pmx_gpio_14: pmx-gpio-14 {
|
|
|
|
marvell,pins = "mpp14";
|
|
|
|
marvell,function = "gpio";
|
|
|
|
};
|
|
|
|
|
|
|
|
pmx_gpio_15: pmx-gpio-15 {
|
|
|
|
marvell,pins = "mpp15";
|
|
|
|
marvell,function = "gpio";
|
|
|
|
};
|
|
|
|
|
|
|
|
pmx_gpio_16: pmx-gpio-16 {
|
|
|
|
marvell,pins = "mpp16";
|
|
|
|
marvell,function = "gpio";
|
|
|
|
};
|
|
|
|
|
|
|
|
pmx_gpio_17: pmx-gpio-17 {
|
|
|
|
marvell,pins = "mpp17";
|
|
|
|
marvell,function = "gpio";
|
|
|
|
};
|
|
|
|
|
|
|
|
pmx_gpio_18: pmx-gpio-18 {
|
|
|
|
marvell,pins = "mpp18";
|
|
|
|
marvell,function = "gpio";
|
|
|
|
};
|
|
|
|
|
|
|
|
pmx_gpio_19: pmx-gpio-19 {
|
|
|
|
marvell,pins = "mpp19";
|
|
|
|
marvell,function = "gpio";
|
|
|
|
};
|
|
|
|
|
|
|
|
pmx_gpio_20: pmx-gpio-20 {
|
|
|
|
marvell,pins = "mpp20";
|
|
|
|
marvell,function = "gpio";
|
|
|
|
};
|
|
|
|
|
|
|
|
pmx_gpio_21: pmx-gpio-21 {
|
|
|
|
marvell,pins = "mpp21";
|
|
|
|
marvell,function = "gpio";
|
|
|
|
};
|
|
|
|
|
|
|
|
pmx_camera: pmx-camera {
|
|
|
|
marvell,pins = "mpp_camera";
|
|
|
|
marvell,function = "camera";
|
|
|
|
};
|
|
|
|
|
|
|
|
pmx_camera_gpio: pmx-camera-gpio {
|
|
|
|
marvell,pins = "mpp_camera";
|
|
|
|
marvell,function = "gpio";
|
|
|
|
};
|
|
|
|
|
|
|
|
pmx_sdio0: pmx-sdio0 {
|
|
|
|
marvell,pins = "mpp_sdio0";
|
|
|
|
marvell,function = "sdio0";
|
|
|
|
};
|
|
|
|
|
|
|
|
pmx_sdio0_gpio: pmx-sdio0-gpio {
|
|
|
|
marvell,pins = "mpp_sdio0";
|
|
|
|
marvell,function = "gpio";
|
|
|
|
};
|
|
|
|
|
|
|
|
pmx_sdio1: pmx-sdio1 {
|
|
|
|
marvell,pins = "mpp_sdio1";
|
|
|
|
marvell,function = "sdio1";
|
|
|
|
};
|
|
|
|
|
|
|
|
pmx_sdio1_gpio: pmx-sdio1-gpio {
|
|
|
|
marvell,pins = "mpp_sdio1";
|
|
|
|
marvell,function = "gpio";
|
|
|
|
};
|
|
|
|
|
|
|
|
pmx_audio1_gpio: pmx-audio1-gpio {
|
|
|
|
marvell,pins = "mpp_audio1";
|
|
|
|
marvell,function = "gpio";
|
|
|
|
};
|
|
|
|
|
|
|
|
pmx_spi0: pmx-spi0 {
|
|
|
|
marvell,pins = "mpp_spi0";
|
|
|
|
marvell,function = "spi0";
|
|
|
|
};
|
|
|
|
|
|
|
|
pmx_spi0_gpio: pmx-spi0-gpio {
|
|
|
|
marvell,pins = "mpp_spi0";
|
|
|
|
marvell,function = "gpio";
|
|
|
|
};
|
|
|
|
|
|
|
|
pmx_uart1: pmx-uart1 {
|
|
|
|
marvell,pins = "mpp_uart1";
|
|
|
|
marvell,function = "uart1";
|
|
|
|
};
|
|
|
|
|
|
|
|
pmx_uart1_gpio: pmx-uart1-gpio {
|
|
|
|
marvell,pins = "mpp_uart1";
|
|
|
|
marvell,function = "gpio";
|
|
|
|
};
|
|
|
|
|
|
|
|
pmx_nand: pmx-nand {
|
|
|
|
marvell,pins = "mpp_nand";
|
|
|
|
marvell,function = "nand";
|
|
|
|
};
|
|
|
|
|
|
|
|
pmx_nand_gpo: pmx-nand-gpo {
|
|
|
|
marvell,pins = "mpp_nand";
|
|
|
|
marvell,function = "gpo";
|
|
|
|
};
|
2012-08-16 01:07:34 +08:00
|
|
|
};
|
|
|
|
|
2013-07-29 20:29:03 +08:00
|
|
|
spi0: spi-ctrl@10600 {
|
2012-08-16 01:07:34 +08:00
|
|
|
compatible = "marvell,orion-spi";
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
cell-index = <0>;
|
|
|
|
interrupts = <6>;
|
|
|
|
reg = <0x10600 0x28>;
|
2012-11-17 22:22:27 +08:00
|
|
|
clocks = <&core_clk 0>;
|
2013-07-29 20:29:03 +08:00
|
|
|
pinctrl-0 = <&pmx_spi0>;
|
|
|
|
pinctrl-names = "default";
|
2012-08-16 01:07:34 +08:00
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2013-07-29 20:29:03 +08:00
|
|
|
spi1: spi-ctrl@14600 {
|
2012-08-16 01:07:34 +08:00
|
|
|
compatible = "marvell,orion-spi";
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
cell-index = <1>;
|
|
|
|
interrupts = <5>;
|
|
|
|
reg = <0x14600 0x28>;
|
2012-11-17 22:22:27 +08:00
|
|
|
clocks = <&core_clk 0>;
|
2012-08-16 01:07:34 +08:00
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2013-07-29 20:29:03 +08:00
|
|
|
i2c0: i2c-ctrl@11000 {
|
2012-08-16 01:07:34 +08:00
|
|
|
compatible = "marvell,mv64xxx-i2c";
|
|
|
|
reg = <0x11000 0x20>;
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
interrupts = <11>;
|
|
|
|
clock-frequency = <400000>;
|
|
|
|
timeout-ms = <1000>;
|
2012-11-17 22:22:27 +08:00
|
|
|
clocks = <&core_clk 0>;
|
2012-08-16 01:07:34 +08:00
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2013-01-28 23:54:08 +08:00
|
|
|
ehci0: usb-host@50000 {
|
|
|
|
compatible = "marvell,orion-ehci";
|
|
|
|
reg = <0x50000 0x1000>;
|
|
|
|
interrupts = <24>;
|
|
|
|
clocks = <&gate_clk 0>;
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
|
|
|
ehci1: usb-host@51000 {
|
|
|
|
compatible = "marvell,orion-ehci";
|
|
|
|
reg = <0x51000 0x1000>;
|
|
|
|
interrupts = <25>;
|
|
|
|
clocks = <&gate_clk 1>;
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
2013-07-29 20:29:03 +08:00
|
|
|
sdio0: sdio-host@92000 {
|
2012-08-16 01:07:34 +08:00
|
|
|
compatible = "marvell,dove-sdhci";
|
|
|
|
reg = <0x92000 0x100>;
|
|
|
|
interrupts = <35>, <37>;
|
2012-11-17 22:22:27 +08:00
|
|
|
clocks = <&gate_clk 8>;
|
2013-07-29 20:29:03 +08:00
|
|
|
pinctrl-0 = <&pmx_sdio0>;
|
|
|
|
pinctrl-names = "default";
|
2012-08-16 01:07:34 +08:00
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2013-07-29 20:29:03 +08:00
|
|
|
sdio1: sdio-host@90000 {
|
2012-08-16 01:07:34 +08:00
|
|
|
compatible = "marvell,dove-sdhci";
|
|
|
|
reg = <0x90000 0x100>;
|
|
|
|
interrupts = <36>, <38>;
|
2012-11-17 22:22:27 +08:00
|
|
|
clocks = <&gate_clk 9>;
|
2013-07-29 20:29:03 +08:00
|
|
|
pinctrl-0 = <&pmx_sdio1>;
|
|
|
|
pinctrl-names = "default";
|
2012-08-16 01:07:34 +08:00
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2013-07-29 20:29:03 +08:00
|
|
|
sata0: sata-host@a0000 {
|
2012-08-16 01:07:34 +08:00
|
|
|
compatible = "marvell,orion-sata";
|
|
|
|
reg = <0xa0000 0x2400>;
|
|
|
|
interrupts = <62>;
|
2012-11-17 22:22:27 +08:00
|
|
|
clocks = <&gate_clk 3>;
|
2012-08-16 01:07:34 +08:00
|
|
|
nr-ports = <1>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
2012-09-25 08:02:18 +08:00
|
|
|
|
2013-07-29 20:29:03 +08:00
|
|
|
rtc: real-time-clock@d8500 {
|
2013-03-08 19:13:17 +08:00
|
|
|
compatible = "marvell,orion-rtc";
|
|
|
|
reg = <0xd8500 0x20>;
|
|
|
|
};
|
|
|
|
|
2013-07-29 20:29:03 +08:00
|
|
|
crypto: crypto-engine@30000 {
|
2012-09-25 08:02:18 +08:00
|
|
|
compatible = "marvell,orion-crypto";
|
|
|
|
reg = <0x30000 0x10000>,
|
|
|
|
<0xc8000000 0x800>;
|
|
|
|
reg-names = "regs", "sram";
|
|
|
|
interrupts = <31>;
|
2012-11-17 22:22:27 +08:00
|
|
|
clocks = <&gate_clk 15>;
|
2012-09-25 08:02:18 +08:00
|
|
|
status = "okay";
|
|
|
|
};
|
2012-11-19 16:37:24 +08:00
|
|
|
|
|
|
|
xor0: dma-engine@60800 {
|
|
|
|
compatible = "marvell,orion-xor";
|
|
|
|
reg = <0x60800 0x100
|
|
|
|
0x60a00 0x100>;
|
|
|
|
clocks = <&gate_clk 23>;
|
2012-09-25 08:02:18 +08:00
|
|
|
status = "okay";
|
2012-11-19 16:37:24 +08:00
|
|
|
|
|
|
|
channel0 {
|
|
|
|
interrupts = <39>;
|
|
|
|
dmacap,memcpy;
|
|
|
|
dmacap,xor;
|
|
|
|
};
|
|
|
|
|
|
|
|
channel1 {
|
|
|
|
interrupts = <40>;
|
|
|
|
dmacap,memset;
|
|
|
|
dmacap,memcpy;
|
|
|
|
dmacap,xor;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
xor1: dma-engine@60900 {
|
|
|
|
compatible = "marvell,orion-xor";
|
|
|
|
reg = <0x60900 0x100
|
|
|
|
0x60b00 0x100>;
|
|
|
|
clocks = <&gate_clk 24>;
|
|
|
|
status = "okay";
|
|
|
|
|
|
|
|
channel0 {
|
|
|
|
interrupts = <42>;
|
|
|
|
dmacap,memcpy;
|
|
|
|
dmacap,xor;
|
|
|
|
};
|
|
|
|
|
|
|
|
channel1 {
|
|
|
|
interrupts = <43>;
|
|
|
|
dmacap,memset;
|
|
|
|
dmacap,memcpy;
|
|
|
|
dmacap,xor;
|
|
|
|
};
|
2012-09-25 08:02:18 +08:00
|
|
|
};
|
2013-07-02 19:00:18 +08:00
|
|
|
|
|
|
|
mdio: mdio-bus@72004 {
|
|
|
|
compatible = "marvell,orion-mdio";
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
reg = <0x72004 0x84>;
|
|
|
|
interrupts = <30>;
|
|
|
|
clocks = <&gate_clk 2>;
|
|
|
|
status = "disabled";
|
|
|
|
|
|
|
|
ethphy: ethernet-phy {
|
|
|
|
device-type = "ethernet-phy";
|
|
|
|
/* set phy address in board file */
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
eth: ethernet-controller@72000 {
|
|
|
|
compatible = "marvell,orion-eth";
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
reg = <0x72000 0x4000>;
|
|
|
|
clocks = <&gate_clk 2>;
|
|
|
|
marvell,tx-checksum-limit = <1600>;
|
|
|
|
status = "disabled";
|
|
|
|
|
|
|
|
ethernet-port@0 {
|
|
|
|
device_type = "network";
|
|
|
|
compatible = "marvell,orion-eth-port";
|
|
|
|
reg = <0>;
|
|
|
|
interrupts = <29>;
|
|
|
|
/* overwrite MAC address in bootloader */
|
|
|
|
local-mac-address = [00 00 00 00 00 00];
|
|
|
|
phy-handle = <ðphy>;
|
|
|
|
};
|
|
|
|
};
|
2012-08-16 01:07:34 +08:00
|
|
|
};
|
|
|
|
};
|