2013-04-02 14:04:45 +08:00
|
|
|
|
2013-02-04 23:09:16 +08:00
|
|
|
/*
|
|
|
|
* Copyright 2013 Freescale Semiconductor, Inc.
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
|
|
* published by the Free Software Foundation.
|
|
|
|
*
|
|
|
|
*/
|
|
|
|
|
2013-11-15 05:02:11 +08:00
|
|
|
#include <dt-bindings/interrupt-controller/irq.h>
|
2013-04-02 14:04:45 +08:00
|
|
|
#include "imx6dl-pinfunc.h"
|
2013-07-11 13:58:36 +08:00
|
|
|
#include "imx6qdl.dtsi"
|
2013-02-04 23:09:16 +08:00
|
|
|
|
|
|
|
/ {
|
|
|
|
cpus {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
|
|
|
cpu@0 {
|
|
|
|
compatible = "arm,cortex-a9";
|
2013-04-19 01:34:06 +08:00
|
|
|
device_type = "cpu";
|
2013-02-04 23:09:16 +08:00
|
|
|
reg = <0>;
|
|
|
|
next-level-cache = <&L2>;
|
|
|
|
};
|
|
|
|
|
|
|
|
cpu@1 {
|
|
|
|
compatible = "arm,cortex-a9";
|
2013-04-19 01:34:06 +08:00
|
|
|
device_type = "cpu";
|
2013-02-04 23:09:16 +08:00
|
|
|
reg = <1>;
|
|
|
|
next-level-cache = <&L2>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
soc {
|
2013-07-23 15:25:13 +08:00
|
|
|
ocram: sram@00900000 {
|
|
|
|
compatible = "mmio-sram";
|
|
|
|
reg = <0x00900000 0x20000>;
|
|
|
|
clocks = <&clks 142>;
|
|
|
|
};
|
|
|
|
|
2013-02-04 23:09:16 +08:00
|
|
|
aips1: aips-bus@02000000 {
|
2013-04-02 14:04:45 +08:00
|
|
|
iomuxc: iomuxc@020e0000 {
|
|
|
|
compatible = "fsl,imx6dl-iomuxc";
|
|
|
|
};
|
|
|
|
|
2013-02-04 23:09:16 +08:00
|
|
|
pxp: pxp@020f0000 {
|
|
|
|
reg = <0x020f0000 0x4000>;
|
2013-11-15 05:02:11 +08:00
|
|
|
interrupts = <0 98 IRQ_TYPE_LEVEL_HIGH>;
|
2013-02-04 23:09:16 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
epdc: epdc@020f4000 {
|
|
|
|
reg = <0x020f4000 0x4000>;
|
2013-11-15 05:02:11 +08:00
|
|
|
interrupts = <0 97 IRQ_TYPE_LEVEL_HIGH>;
|
2013-02-04 23:09:16 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
lcdif: lcdif@020f8000 {
|
|
|
|
reg = <0x020f8000 0x4000>;
|
2013-11-15 05:02:11 +08:00
|
|
|
interrupts = <0 39 IRQ_TYPE_LEVEL_HIGH>;
|
2013-02-04 23:09:16 +08:00
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
aips2: aips-bus@02100000 {
|
|
|
|
i2c4: i2c@021f8000 {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
compatible = "fsl,imx1-i2c";
|
|
|
|
reg = <0x021f8000 0x4000>;
|
2013-11-15 05:02:11 +08:00
|
|
|
interrupts = <0 35 IRQ_TYPE_LEVEL_HIGH>;
|
2013-02-04 23:09:16 +08:00
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
2013-06-28 20:24:16 +08:00
|
|
|
|
|
|
|
&ldb {
|
|
|
|
clocks = <&clks 33>, <&clks 34>,
|
|
|
|
<&clks 39>, <&clks 40>,
|
|
|
|
<&clks 135>, <&clks 136>;
|
|
|
|
clock-names = "di0_pll", "di1_pll",
|
|
|
|
"di0_sel", "di1_sel",
|
|
|
|
"di0", "di1";
|
|
|
|
|
|
|
|
lvds-channel@0 {
|
|
|
|
crtcs = <&ipu1 0>, <&ipu1 1>;
|
|
|
|
};
|
|
|
|
|
|
|
|
lvds-channel@1 {
|
|
|
|
crtcs = <&ipu1 0>, <&ipu1 1>;
|
|
|
|
};
|
|
|
|
};
|