2019-06-04 16:11:33 +08:00
|
|
|
// SPDX-License-Identifier: GPL-2.0-only
|
2014-12-03 22:52:41 +08:00
|
|
|
/*
|
|
|
|
* Copyright (C) 2014, 2015 Synopsys, Inc. (www.synopsys.com)
|
|
|
|
*/
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Device tree for AXC003 CPU card:
|
|
|
|
* HS38x2 (Dual Core) with IDU intc (VDK version)
|
|
|
|
*/
|
|
|
|
|
2016-01-19 18:30:42 +08:00
|
|
|
/include/ "skeleton_hs_idu.dtsi"
|
|
|
|
|
2014-12-03 22:52:41 +08:00
|
|
|
/ {
|
|
|
|
compatible = "snps,arc";
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <1>;
|
|
|
|
|
|
|
|
cpu_card {
|
|
|
|
compatible = "simple-bus";
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <1>;
|
|
|
|
|
|
|
|
ranges = <0x00000000 0xf0000000 0x10000000>;
|
|
|
|
|
2016-01-01 21:18:40 +08:00
|
|
|
core_clk: core_clk {
|
|
|
|
#clock-cells = <0>;
|
|
|
|
compatible = "fixed-clock";
|
|
|
|
clock-frequency = <50000000>;
|
|
|
|
};
|
|
|
|
|
2016-01-28 12:27:12 +08:00
|
|
|
core_intc: archs-intc@cpu {
|
2014-12-03 22:52:41 +08:00
|
|
|
compatible = "snps,archs-intc";
|
|
|
|
interrupt-controller;
|
|
|
|
#interrupt-cells = <1>;
|
|
|
|
};
|
|
|
|
|
|
|
|
idu_intc: idu-interrupt-controller {
|
|
|
|
compatible = "snps,archs-idu-intc";
|
|
|
|
interrupt-controller;
|
2016-01-28 12:27:12 +08:00
|
|
|
interrupt-parent = <&core_intc>;
|
2017-02-02 08:13:32 +08:00
|
|
|
#interrupt-cells = <1>;
|
2014-12-03 22:52:41 +08:00
|
|
|
};
|
|
|
|
|
2019-01-24 20:17:03 +08:00
|
|
|
debug_uart: dw-apb-uart@5000 {
|
2014-12-03 22:52:41 +08:00
|
|
|
compatible = "snps,dw-apb-uart";
|
|
|
|
reg = <0x5000 0x100>;
|
|
|
|
clock-frequency = <2403200>;
|
|
|
|
interrupt-parent = <&idu_intc>;
|
2017-02-02 08:13:32 +08:00
|
|
|
interrupts = <2>;
|
2014-12-03 22:52:41 +08:00
|
|
|
baud = <115200>;
|
|
|
|
reg-shift = <2>;
|
|
|
|
reg-io-width = <4>;
|
|
|
|
};
|
|
|
|
|
|
|
|
};
|
|
|
|
|
2019-01-24 20:17:03 +08:00
|
|
|
mb_intc: dw-apb-ictl@e0012000 {
|
2014-12-03 22:52:41 +08:00
|
|
|
#interrupt-cells = <1>;
|
|
|
|
compatible = "snps,dw-apb-ictl";
|
|
|
|
reg = < 0xe0012000 0x200 >;
|
|
|
|
interrupt-controller;
|
|
|
|
interrupt-parent = <&idu_intc>;
|
2017-02-02 08:13:32 +08:00
|
|
|
interrupts = <0>;
|
2014-12-03 22:52:41 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
memory {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <1>;
|
|
|
|
ranges = <0x00000000 0x80000000 0x40000000>;
|
|
|
|
device_type = "memory";
|
2015-01-23 20:40:26 +08:00
|
|
|
reg = <0x80000000 0x20000000>; /* 512MiB */
|
2014-12-03 22:52:41 +08:00
|
|
|
};
|
|
|
|
};
|