2006-10-04 17:16:59 +08:00
|
|
|
#ifndef LINUX_MSI_H
|
|
|
|
|
#define LINUX_MSI_H
|
|
|
|
|
|
2007-04-05 15:19:10 +08:00
|
|
|
#include <linux/list.h>
|
|
|
|
|
|
2006-10-04 17:16:59 +08:00
|
|
|
struct msi_msg {
|
|
|
|
|
u32 address_lo; /* low 32 bits of msi message address */
|
|
|
|
|
u32 address_hi; /* high 32 bits of msi message address */
|
|
|
|
|
u32 data; /* 16 bits of msi message data */
|
|
|
|
|
};
|
|
|
|
|
|
2007-01-18 12:50:05 +08:00
|
|
|
/* Helper functions */
|
2008-12-06 10:58:34 +08:00
|
|
|
struct irq_desc;
|
2006-10-04 17:16:59 +08:00
|
|
|
extern void mask_msi_irq(unsigned int irq);
|
|
|
|
|
extern void unmask_msi_irq(unsigned int irq);
|
2008-12-06 10:58:34 +08:00
|
|
|
extern void read_msi_msg_desc(struct irq_desc *desc, struct msi_msg *msg);
|
|
|
|
|
extern void write_msi_msg_desc(struct irq_desc *desc, struct msi_msg *msg);
|
2006-10-04 17:16:59 +08:00
|
|
|
extern void read_msi_msg(unsigned int irq, struct msi_msg *msg);
|
|
|
|
|
extern void write_msi_msg(unsigned int irq, struct msi_msg *msg);
|
|
|
|
|
|
|
|
|
|
struct msi_desc {
|
|
|
|
|
struct {
|
2009-03-17 20:54:06 +08:00
|
|
|
__u8 is_msix : 1;
|
2009-03-17 20:54:10 +08:00
|
|
|
__u8 multiple: 3; /* log2 number of messages */
|
2006-10-04 17:16:59 +08:00
|
|
|
__u8 maskbit : 1; /* mask-pending bit supported ? */
|
|
|
|
|
__u8 is_64 : 1; /* Address size: 0=32bit 1=64bit */
|
|
|
|
|
__u8 pos; /* Location of the msi capability */
|
|
|
|
|
__u16 entry_nr; /* specific enabled entry */
|
|
|
|
|
unsigned default_irq; /* default pre-assigned irq */
|
2009-03-17 20:54:09 +08:00
|
|
|
} msi_attrib;
|
2006-10-04 17:16:59 +08:00
|
|
|
|
2009-03-17 20:54:09 +08:00
|
|
|
u32 masked; /* mask bits */
|
2007-04-05 15:19:10 +08:00
|
|
|
unsigned int irq;
|
|
|
|
|
struct list_head list;
|
2006-10-04 17:16:59 +08:00
|
|
|
|
2009-03-17 20:54:08 +08:00
|
|
|
union {
|
|
|
|
|
void __iomem *mask_base;
|
|
|
|
|
u8 mask_pos;
|
|
|
|
|
};
|
2006-10-04 17:16:59 +08:00
|
|
|
struct pci_dev *dev;
|
|
|
|
|
|
2007-03-09 04:04:57 +08:00
|
|
|
/* Last set MSI message */
|
|
|
|
|
struct msi_msg msg;
|
2006-10-04 17:16:59 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* The arch hook for setup up msi irqs
|
|
|
|
|
*/
|
2007-01-29 03:56:37 +08:00
|
|
|
int arch_setup_msi_irq(struct pci_dev *dev, struct msi_desc *desc);
|
2006-10-04 17:16:59 +08:00
|
|
|
void arch_teardown_msi_irq(unsigned int irq);
|
MSI: Give archs the option to allocate all MSI/Xs at once.
This patch introduces an optional function, arch_setup_msi_irqs(),
(note the plural) which gives an arch the opportunity to do per-device
setup for MSI/X and then allocate all the requested MSI/Xs at once.
If that's not required by the arch, the default version simply calls
arch_setup_msi_irq() for each MSI irq required.
arch_setup_msi_irqs() is passed a pdev, attached to the pdev is a list
of msi_descs with irq == 0, it is up to the arch to connect these up to
an irq (via set_irq_msi()) or return an error. For convenience the number
of vectors and the type are passed also.
All msi_descs with irq != 0 are considered allocated, and the arch
teardown routine will be called on them when necessary.
The existing semantics of pci_enable_msix() are that if the requested
number of irqs can not be allocated, the maximum number that _could_ be
allocated is returned. To support that, we define that in case of an
error from arch_setup_msi_irqs(), the number of msi_descs with irq != 0
are considered allocated, and are counted toward the "max that could be
allocated".
Signed-off-by: Michael Ellerman <michael@ellerman.id.au>
Signed-off-by: Greg Kroah-Hartman <gregkh@suse.de>
2007-04-18 17:39:21 +08:00
|
|
|
extern int arch_setup_msi_irqs(struct pci_dev *dev, int nvec, int type);
|
2007-04-18 17:39:22 +08:00
|
|
|
extern void arch_teardown_msi_irqs(struct pci_dev *dev);
|
2007-04-05 15:19:08 +08:00
|
|
|
extern int arch_msi_check_device(struct pci_dev* dev, int nvec, int type);
|
2006-10-04 17:16:59 +08:00
|
|
|
|
|
|
|
|
|
|
|
|
|
#endif /* LINUX_MSI_H */
|