24 lines
642 B
Plaintext
24 lines
642 B
Plaintext
|
#
|
||
|
|
# DMA engine configuration for dw
|
||
|
|
#
|
||
|
|
|
||
|
|
config DW_DMAC
|
||
|
|
tristate "Synopsys DesignWare AHB DMA support"
|
||
|
|
depends on GENERIC_HARDIRQS
|
||
|
|
select DMA_ENGINE
|
||
|
|
default y if CPU_AT32AP7000
|
||
|
|
help
|
||
|
|
Support the Synopsys DesignWare AHB DMA controller. This
|
||
|
|
can be integrated in chips such as the Atmel AT32ap7000.
|
||
|
|
|
||
|
|
config DW_DMAC_BIG_ENDIAN_IO
|
||
|
|
bool "Use big endian I/O register access"
|
||
|
|
default y if AVR32
|
||
|
|
depends on DW_DMAC
|
||
|
|
help
|
||
|
|
Say yes here to use big endian I/O access when reading and writing
|
||
|
|
to the DMA controller registers. This is needed on some platforms,
|
||
|
|
like the Atmel AVR32 architecture.
|
||
|
|
|
||
|
|
If unsure, use the default setting.
|