2012-05-10 22:16:00 +08:00
|
|
|
/*
|
2013-06-07 21:22:47 +08:00
|
|
|
* Copyright (C) 2013 Texas Instruments Incorporated - http://www.ti.com/
|
2012-05-10 22:16:00 +08:00
|
|
|
*
|
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
|
|
|
* published by the Free Software Foundation.
|
|
|
|
|
*/
|
|
|
|
|
/dts-v1/;
|
|
|
|
|
|
2013-05-31 20:32:55 +08:00
|
|
|
#include "omap5.dtsi"
|
2013-06-13 12:30:11 +08:00
|
|
|
#include <dt-bindings/interrupt-controller/irq.h>
|
|
|
|
|
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
2012-05-10 22:16:00 +08:00
|
|
|
|
|
|
|
|
/ {
|
2013-06-07 21:22:47 +08:00
|
|
|
model = "TI OMAP5 uEVM board";
|
|
|
|
|
compatible = "ti,omap5-uevm", "ti,omap5";
|
2012-05-10 22:16:00 +08:00
|
|
|
|
|
|
|
|
memory {
|
|
|
|
|
device_type = "memory";
|
2013-01-18 14:13:16 +08:00
|
|
|
reg = <0x80000000 0x7F000000>; /* 2032 MB */
|
2012-05-10 22:16:00 +08:00
|
|
|
};
|
2012-08-07 15:18:21 +08:00
|
|
|
|
|
|
|
|
vmmcsd_fixed: fixedregulator-mmcsd {
|
|
|
|
|
compatible = "regulator-fixed";
|
|
|
|
|
regulator-name = "vmmcsd_fixed";
|
|
|
|
|
regulator-min-microvolt = <3000000>;
|
|
|
|
|
regulator-max-microvolt = <3000000>;
|
|
|
|
|
};
|
2012-07-25 13:33:27 +08:00
|
|
|
|
2013-06-07 21:22:48 +08:00
|
|
|
/* HS USB Port 2 RESET */
|
|
|
|
|
hsusb2_reset: hsusb2_reset_reg {
|
|
|
|
|
compatible = "regulator-fixed";
|
|
|
|
|
regulator-name = "hsusb2_reset";
|
|
|
|
|
regulator-min-microvolt = <3300000>;
|
|
|
|
|
regulator-max-microvolt = <3300000>;
|
|
|
|
|
gpio = <&gpio3 16 GPIO_ACTIVE_HIGH>; /* gpio3_80 HUB_NRESET */
|
|
|
|
|
startup-delay-us = <70000>;
|
|
|
|
|
enable-active-high;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
/* HS USB Host PHY on PORT 2 */
|
|
|
|
|
hsusb2_phy: hsusb2_phy {
|
|
|
|
|
compatible = "usb-nop-xceiv";
|
|
|
|
|
reset-supply = <&hsusb2_reset>;
|
2013-06-19 00:04:46 +08:00
|
|
|
/**
|
|
|
|
|
* FIXME
|
|
|
|
|
* Put the right clock phandle here when available
|
|
|
|
|
* clocks = <&auxclk1>;
|
|
|
|
|
* clock-names = "main_clk";
|
|
|
|
|
*/
|
|
|
|
|
clock-frequency = <19200000>;
|
2013-06-07 21:22:48 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
/* HS USB Port 3 RESET */
|
|
|
|
|
hsusb3_reset: hsusb3_reset_reg {
|
|
|
|
|
compatible = "regulator-fixed";
|
|
|
|
|
regulator-name = "hsusb3_reset";
|
|
|
|
|
regulator-min-microvolt = <3300000>;
|
|
|
|
|
regulator-max-microvolt = <3300000>;
|
|
|
|
|
gpio = <&gpio3 15 GPIO_ACTIVE_HIGH>; /* gpio3_79 ETH_NRESET */
|
|
|
|
|
startup-delay-us = <70000>;
|
|
|
|
|
enable-active-high;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
/* HS USB Host PHY on PORT 3 */
|
|
|
|
|
hsusb3_phy: hsusb3_phy {
|
|
|
|
|
compatible = "usb-nop-xceiv";
|
|
|
|
|
reset-supply = <&hsusb3_reset>;
|
|
|
|
|
};
|
|
|
|
|
|
2013-06-07 21:22:49 +08:00
|
|
|
leds {
|
|
|
|
|
compatible = "gpio-leds";
|
|
|
|
|
led@1 {
|
|
|
|
|
label = "omap5:blue:usr1";
|
|
|
|
|
gpios = <&gpio5 25 GPIO_ACTIVE_HIGH>; /* gpio5_153 D1 LED */
|
|
|
|
|
linux,default-trigger = "heartbeat";
|
|
|
|
|
default-state = "off";
|
|
|
|
|
};
|
|
|
|
|
};
|
2012-08-07 15:18:21 +08:00
|
|
|
};
|
|
|
|
|
|
2012-10-04 19:57:28 +08:00
|
|
|
&omap5_pmx_core {
|
|
|
|
|
pinctrl-names = "default";
|
|
|
|
|
pinctrl-0 = <
|
|
|
|
|
&twl6040_pins
|
|
|
|
|
&mcpdm_pins
|
|
|
|
|
&dmic_pins
|
|
|
|
|
&mcbsp1_pins
|
|
|
|
|
&mcbsp2_pins
|
2013-06-07 21:22:48 +08:00
|
|
|
&usbhost_pins
|
2013-06-07 21:22:49 +08:00
|
|
|
&led_gpio_pins
|
2012-10-04 19:57:28 +08:00
|
|
|
>;
|
|
|
|
|
|
|
|
|
|
twl6040_pins: pinmux_twl6040_pins {
|
|
|
|
|
pinctrl-single,pins = <
|
2013-05-31 20:32:59 +08:00
|
|
|
0x18a (PIN_OUTPUT | MUX_MODE6) /* perslimbus2_clock.gpio5_145 */
|
2012-10-04 19:57:28 +08:00
|
|
|
>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
mcpdm_pins: pinmux_mcpdm_pins {
|
|
|
|
|
pinctrl-single,pins = <
|
2013-05-31 20:32:59 +08:00
|
|
|
0x142 (PIN_INPUT_PULLDOWN | MUX_MODE0) /* abe_clks.abe_clks */
|
|
|
|
|
0x15c (PIN_INPUT_PULLDOWN | MUX_MODE0) /* abemcpdm_ul_data.abemcpdm_ul_data */
|
|
|
|
|
0x15e (PIN_INPUT_PULLDOWN | MUX_MODE0) /* abemcpdm_dl_data.abemcpdm_dl_data */
|
|
|
|
|
0x160 (PIN_INPUT_PULLUP | MUX_MODE0) /* abemcpdm_frame.abemcpdm_frame */
|
|
|
|
|
0x162 (PIN_INPUT_PULLDOWN | MUX_MODE0) /* abemcpdm_lb_clk.abemcpdm_lb_clk */
|
2012-10-04 19:57:28 +08:00
|
|
|
>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
dmic_pins: pinmux_dmic_pins {
|
|
|
|
|
pinctrl-single,pins = <
|
2013-05-31 20:32:59 +08:00
|
|
|
0x144 (PIN_INPUT | MUX_MODE0) /* abedmic_din1.abedmic_din1 */
|
|
|
|
|
0x146 (PIN_INPUT | MUX_MODE0) /* abedmic_din2.abedmic_din2 */
|
|
|
|
|
0x148 (PIN_INPUT | MUX_MODE0) /* abedmic_din3.abedmic_din3 */
|
|
|
|
|
0x14a (PIN_OUTPUT | MUX_MODE0) /* abedmic_clk1.abedmic_clk1 */
|
2012-10-04 19:57:28 +08:00
|
|
|
>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
mcbsp1_pins: pinmux_mcbsp1_pins {
|
|
|
|
|
pinctrl-single,pins = <
|
2013-05-31 20:32:59 +08:00
|
|
|
0x14c (PIN_INPUT | MUX_MODE1) /* abedmic_clk2.abemcbsp1_fsx */
|
|
|
|
|
0x14e (PIN_OUTPUT_PULLDOWN | MUX_MODE1) /* abedmic_clk3.abemcbsp1_dx */
|
|
|
|
|
0x150 (PIN_INPUT | MUX_MODE1) /* abeslimbus1_clock.abemcbsp1_clkx */
|
|
|
|
|
0x152 (PIN_INPUT_PULLDOWN | MUX_MODE1) /* abeslimbus1_data.abemcbsp1_dr */
|
2012-10-04 19:57:28 +08:00
|
|
|
>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
mcbsp2_pins: pinmux_mcbsp2_pins {
|
|
|
|
|
pinctrl-single,pins = <
|
2013-05-31 20:32:59 +08:00
|
|
|
0x154 (PIN_INPUT_PULLDOWN | MUX_MODE0) /* abemcbsp2_dr.abemcbsp2_dr */
|
|
|
|
|
0x156 (PIN_OUTPUT_PULLDOWN | MUX_MODE0) /* abemcbsp2_dx.abemcbsp2_dx */
|
|
|
|
|
0x158 (PIN_INPUT | MUX_MODE0) /* abemcbsp2_fsx.abemcbsp2_fsx */
|
|
|
|
|
0x15a (PIN_INPUT | MUX_MODE0) /* abemcbsp2_clkx.abemcbsp2_clkx */
|
2012-10-04 19:57:28 +08:00
|
|
|
>;
|
|
|
|
|
};
|
2013-02-13 17:28:22 +08:00
|
|
|
|
2013-05-31 20:32:59 +08:00
|
|
|
i2c1_pins: pinmux_i2c1_pins {
|
|
|
|
|
pinctrl-single,pins = <
|
|
|
|
|
0x1b2 (PIN_INPUT_PULLUP | MUX_MODE0) /* i2c1_scl */
|
|
|
|
|
0x1b4 (PIN_INPUT_PULLUP | MUX_MODE0) /* i2c1_sda */
|
|
|
|
|
>;
|
|
|
|
|
};
|
2013-02-13 17:28:22 +08:00
|
|
|
|
|
|
|
|
i2c5_pins: pinmux_i2c5_pins {
|
|
|
|
|
pinctrl-single,pins = <
|
2013-05-31 20:32:59 +08:00
|
|
|
0x184 (PIN_INPUT | MUX_MODE0) /* i2c5_scl */
|
|
|
|
|
0x186 (PIN_INPUT | MUX_MODE0) /* i2c5_sda */
|
2013-02-13 17:28:22 +08:00
|
|
|
>;
|
|
|
|
|
};
|
2013-02-13 17:28:44 +08:00
|
|
|
|
|
|
|
|
mcspi2_pins: pinmux_mcspi2_pins {
|
|
|
|
|
pinctrl-single,pins = <
|
2013-05-31 20:32:59 +08:00
|
|
|
0xbc (PIN_INPUT | MUX_MODE0) /* mcspi2_clk */
|
|
|
|
|
0xbe (PIN_INPUT | MUX_MODE0) /* mcspi2_simo */
|
|
|
|
|
0xc0 (PIN_INPUT_PULLUP | MUX_MODE0) /* mcspi2_somi */
|
|
|
|
|
0xc2 (PIN_OUTPUT | MUX_MODE0) /* mcspi2_cs */
|
2013-02-13 17:28:44 +08:00
|
|
|
>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
mcspi3_pins: pinmux_mcspi3_pins {
|
|
|
|
|
pinctrl-single,pins = <
|
2013-05-31 20:32:59 +08:00
|
|
|
0x78 (PIN_INPUT | MUX_MODE1) /* mcspi2_somi */
|
|
|
|
|
0x7a (PIN_INPUT | MUX_MODE1) /* mcspi2_cs */
|
|
|
|
|
0x7c (PIN_INPUT | MUX_MODE1) /* mcspi2_simo */
|
|
|
|
|
0x7e (PIN_INPUT | MUX_MODE1) /* mcspi2_clk */
|
2013-02-13 17:28:44 +08:00
|
|
|
>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
mcspi4_pins: pinmux_mcspi4_pins {
|
|
|
|
|
pinctrl-single,pins = <
|
2013-05-31 20:32:59 +08:00
|
|
|
0x164 (PIN_INPUT | MUX_MODE1) /* mcspi2_clk */
|
|
|
|
|
0x168 (PIN_INPUT | MUX_MODE1) /* mcspi2_simo */
|
|
|
|
|
0x16a (PIN_INPUT | MUX_MODE1) /* mcspi2_somi */
|
|
|
|
|
0x16c (PIN_INPUT | MUX_MODE1) /* mcspi2_cs */
|
2013-02-13 17:28:44 +08:00
|
|
|
>;
|
|
|
|
|
};
|
2013-06-07 21:22:48 +08:00
|
|
|
|
|
|
|
|
usbhost_pins: pinmux_usbhost_pins {
|
|
|
|
|
pinctrl-single,pins = <
|
|
|
|
|
0x84 (PIN_INPUT | MUX_MODE0) /* usbb2_hsic_strobe */
|
|
|
|
|
0x86 (PIN_INPUT | MUX_MODE0) /* usbb2_hsic_data */
|
|
|
|
|
|
|
|
|
|
0x19e (PIN_INPUT | MUX_MODE0) /* usbb3_hsic_strobe */
|
|
|
|
|
0x1a0 (PIN_INPUT | MUX_MODE0) /* usbb3_hsic_data */
|
|
|
|
|
|
|
|
|
|
0x70 (PIN_OUTPUT | MUX_MODE6) /* gpio3_80 HUB_NRESET */
|
|
|
|
|
0x6e (PIN_OUTPUT | MUX_MODE6) /* gpio3_79 ETH_NRESET */
|
|
|
|
|
>;
|
|
|
|
|
};
|
2013-06-07 21:22:49 +08:00
|
|
|
|
|
|
|
|
led_gpio_pins: pinmux_led_gpio_pins {
|
|
|
|
|
pinctrl-single,pins = <
|
|
|
|
|
0x196 (PIN_OUTPUT | MUX_MODE6) /* uart3_cts_rctx.gpio5_153 */
|
|
|
|
|
>;
|
|
|
|
|
};
|
2013-06-07 21:22:50 +08:00
|
|
|
|
|
|
|
|
uart1_pins: pinmux_uart1_pins {
|
|
|
|
|
pinctrl-single,pins = <
|
|
|
|
|
0x60 (PIN_OUTPUT | MUX_MODE0) /* uart1_tx.uart1_cts */
|
|
|
|
|
0x62 (PIN_INPUT_PULLUP | MUX_MODE0) /* uart1_tx.uart1_cts */
|
|
|
|
|
0x64 (PIN_INPUT_PULLUP | MUX_MODE0) /* uart1_rx.uart1_rts */
|
|
|
|
|
0x66 (PIN_OUTPUT | MUX_MODE0) /* uart1_rx.uart1_rts */
|
|
|
|
|
>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
uart3_pins: pinmux_uart3_pins {
|
|
|
|
|
pinctrl-single,pins = <
|
|
|
|
|
0x19a (PIN_OUTPUT | MUX_MODE0) /* uart3_rts_irsd.uart3_tx_irtx */
|
|
|
|
|
0x19c (PIN_INPUT_PULLUP | MUX_MODE0) /* uart3_rx_irrx.uart3_usbb3_hsic */
|
|
|
|
|
>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
uart5_pins: pinmux_uart5_pins {
|
|
|
|
|
pinctrl-single,pins = <
|
|
|
|
|
0x170 (PIN_INPUT_PULLUP | MUX_MODE0) /* uart5_rx.uart5_rx */
|
|
|
|
|
0x172 (PIN_OUTPUT | MUX_MODE0) /* uart5_tx.uart5_tx */
|
|
|
|
|
0x174 (PIN_INPUT_PULLUP | MUX_MODE0) /* uart5_cts.uart5_rts */
|
|
|
|
|
0x176 (PIN_OUTPUT | MUX_MODE0) /* uart5_cts.uart5_rts */
|
|
|
|
|
>;
|
|
|
|
|
};
|
|
|
|
|
|
2013-06-07 21:22:48 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
&omap5_pmx_wkup {
|
|
|
|
|
pinctrl-names = "default";
|
|
|
|
|
pinctrl-0 = <
|
|
|
|
|
&usbhost_wkup_pins
|
|
|
|
|
>;
|
|
|
|
|
|
|
|
|
|
usbhost_wkup_pins: pinmux_usbhost_wkup_pins {
|
|
|
|
|
pinctrl-single,pins = <
|
|
|
|
|
0x1A (PIN_OUTPUT | MUX_MODE0) /* fref_clk1_out, USB hub clk */
|
|
|
|
|
>;
|
|
|
|
|
};
|
2012-10-04 19:57:28 +08:00
|
|
|
};
|
|
|
|
|
|
2012-08-07 15:18:21 +08:00
|
|
|
&mmc1 {
|
ARM: dts: omap5-uevm: fix regulator configurations mandatory for SoC
commit e00c27ef3b4c23e39d0a77b7c8e5be44c28001c7
(ARM: dts: OMAP5: Add Palmas MFD node and regulator nodes)
introduced regulator entries for OMAP5uEVM.
However, The regulator information is based on an older temporary
pre-production board variant and does not reflect production board
750-2628-XXX boards.
The following fixes are hence mandatory to ensure right voltage is
supplied to key OMAP5 SoC voltage rails:
- LDO1 supplies VDDAPHY_CAM which is OMAP5's vdda_csiporta/b/c. This
can only be supplied at 1.5V or 1.8V and we currently supply 2.8V.
To prevent any potential device damage risk, use the specified
1.5V-1.8V supply.
Remove 'always-on' and 'boot-on' settings here as it is
a 'on need' supply to SoC IP and is not enabled by PMIC by
default at boot.
- LDO3 supplies Low Latency Interface(LLI) hardware module which is a
special hardware to communicate with Modem. However since uEVM is
not setup by default for this communication, this should be disabled
by default.
Further, vdda_lli is supposed to be 1.5V and not 3V.
- LDO4 supplies VDDAPHY_DISP which is vdda_dsiporta/c/vdda_hdmi
This can only be supplied at 1.5V or 1.8V and we currently
supply 2.2V.
To prevent any potential device damage risk, use the specified
1.5V-1.8V supply.
Remove 'always-on' and 'boot-on' settings here as it is a 'on need'
supply to SoC IP and is not enabled by PMIC by default at boot.
- LDO6 supplies the board specified VDDS_1V2_WKUP supply going to
ldo_emu_wkup/vdds_hsic. To stay within the SoC specification supply
1.2V instead of 1.5V.
- LDO7 supplies VDD_VPP which is vpp1. This is currently configured for
1.5V which as per data manual "A pulse width of 1000 ns and an amplitude
of 2V is required to program each eFuse bit. Otherwise, VPP1 must not
be supplied".
So, fix the voltage to 2V. and disable the supply since we have no plans
of programming efuse bits - it can only be done once - in factory.
Further it is not enabled by default by PMIC so, 'boot-on' must be
removed, and the 'always-on' needs to be removed to achieve pulsing
if efuse needs to be programmed.
- LDO9 supplies the board specified vdds_sdcard supply going within SoC
specification of 1.8V or 3.0V. Further the supply is controlled by
switch enabled by REGEN3. So, introduce REGEN3 and map sdcard slot to
be powered by LDO9. Remove 'always-on' allowing the LDO to be disabled
on need basis.
Reported-by: Marc Jüttner <m-juettner@ti.com>
Signed-off-by: Nishanth Menon <nm@ti.com>
Acked-by: J Keerthy <j-keerthy@ti.com>
Acked-by: Benoit Cousson <benoit.cousson@gmail.com>
Signed-off-by: Tony Lindgren <tony@atomide.com>
2013-07-30 01:03:02 +08:00
|
|
|
vmmc-supply = <&ldo9_reg>;
|
2012-08-07 15:18:21 +08:00
|
|
|
bus-width = <4>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
&mmc2 {
|
|
|
|
|
vmmc-supply = <&vmmcsd_fixed>;
|
|
|
|
|
bus-width = <8>;
|
|
|
|
|
ti,non-removable;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
&mmc3 {
|
|
|
|
|
bus-width = <4>;
|
|
|
|
|
ti,non-removable;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
&mmc4 {
|
|
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
&mmc5 {
|
|
|
|
|
status = "disabled";
|
2012-05-10 22:16:00 +08:00
|
|
|
};
|
2012-07-25 13:32:43 +08:00
|
|
|
|
2013-02-13 17:28:22 +08:00
|
|
|
&i2c1 {
|
|
|
|
|
pinctrl-names = "default";
|
|
|
|
|
pinctrl-0 = <&i2c1_pins>;
|
|
|
|
|
|
|
|
|
|
clock-frequency = <400000>;
|
2013-06-13 12:30:11 +08:00
|
|
|
|
|
|
|
|
palmas: palmas@48 {
|
|
|
|
|
compatible = "ti,palmas";
|
|
|
|
|
interrupts = <GIC_SPI 7 IRQ_TYPE_NONE>; /* IRQ_SYS_1N */
|
|
|
|
|
interrupt-parent = <&gic>;
|
|
|
|
|
reg = <0x48>;
|
|
|
|
|
interrupt-controller;
|
|
|
|
|
#interrupt-cells = <2>;
|
|
|
|
|
|
|
|
|
|
palmas_pmic {
|
|
|
|
|
compatible = "ti,palmas-pmic";
|
|
|
|
|
interrupt-parent = <&palmas>;
|
|
|
|
|
interrupts = <14 IRQ_TYPE_NONE>;
|
|
|
|
|
interrupt-name = "short-irq";
|
|
|
|
|
|
|
|
|
|
ti,ldo6-vibrator;
|
|
|
|
|
|
|
|
|
|
regulators {
|
|
|
|
|
smps123_reg: smps123 {
|
2013-07-30 01:03:01 +08:00
|
|
|
/* VDD_OPP_MPU */
|
2013-06-13 12:30:11 +08:00
|
|
|
regulator-name = "smps123";
|
|
|
|
|
regulator-min-microvolt = < 600000>;
|
|
|
|
|
regulator-max-microvolt = <1500000>;
|
|
|
|
|
regulator-always-on;
|
|
|
|
|
regulator-boot-on;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
smps45_reg: smps45 {
|
2013-07-30 01:03:01 +08:00
|
|
|
/* VDD_OPP_MM */
|
2013-06-13 12:30:11 +08:00
|
|
|
regulator-name = "smps45";
|
|
|
|
|
regulator-min-microvolt = < 600000>;
|
|
|
|
|
regulator-max-microvolt = <1310000>;
|
|
|
|
|
regulator-always-on;
|
|
|
|
|
regulator-boot-on;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
smps6_reg: smps6 {
|
2013-07-30 01:03:01 +08:00
|
|
|
/* VDD_DDR3 - over VDD_SMPS6 */
|
2013-06-13 12:30:11 +08:00
|
|
|
regulator-name = "smps6";
|
|
|
|
|
regulator-min-microvolt = <1200000>;
|
|
|
|
|
regulator-max-microvolt = <1200000>;
|
|
|
|
|
regulator-always-on;
|
|
|
|
|
regulator-boot-on;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
smps7_reg: smps7 {
|
2013-07-30 01:03:01 +08:00
|
|
|
/* VDDS_1v8_OMAP over VDDS_1v8_MAIN */
|
2013-06-13 12:30:11 +08:00
|
|
|
regulator-name = "smps7";
|
|
|
|
|
regulator-min-microvolt = <1800000>;
|
|
|
|
|
regulator-max-microvolt = <1800000>;
|
|
|
|
|
regulator-always-on;
|
|
|
|
|
regulator-boot-on;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
smps8_reg: smps8 {
|
2013-07-30 01:03:01 +08:00
|
|
|
/* VDD_OPP_CORE */
|
2013-06-13 12:30:11 +08:00
|
|
|
regulator-name = "smps8";
|
|
|
|
|
regulator-min-microvolt = < 600000>;
|
|
|
|
|
regulator-max-microvolt = <1310000>;
|
|
|
|
|
regulator-always-on;
|
|
|
|
|
regulator-boot-on;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
smps9_reg: smps9 {
|
2013-07-30 01:03:01 +08:00
|
|
|
/* VDDA_2v1_AUD over VDD_2v1 */
|
2013-06-13 12:30:11 +08:00
|
|
|
regulator-name = "smps9";
|
|
|
|
|
regulator-min-microvolt = <2100000>;
|
|
|
|
|
regulator-max-microvolt = <2100000>;
|
|
|
|
|
ti,smps-range = <0x80>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
smps10_reg: smps10 {
|
2013-07-30 01:03:01 +08:00
|
|
|
/* VBUS_5V_OTG */
|
2013-06-13 12:30:11 +08:00
|
|
|
regulator-name = "smps10";
|
|
|
|
|
regulator-min-microvolt = <5000000>;
|
|
|
|
|
regulator-max-microvolt = <5000000>;
|
|
|
|
|
regulator-always-on;
|
|
|
|
|
regulator-boot-on;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
ldo1_reg: ldo1 {
|
2013-07-30 01:03:01 +08:00
|
|
|
/* VDDAPHY_CAM: vdda_csiport */
|
2013-06-13 12:30:11 +08:00
|
|
|
regulator-name = "ldo1";
|
ARM: dts: omap5-uevm: fix regulator configurations mandatory for SoC
commit e00c27ef3b4c23e39d0a77b7c8e5be44c28001c7
(ARM: dts: OMAP5: Add Palmas MFD node and regulator nodes)
introduced regulator entries for OMAP5uEVM.
However, The regulator information is based on an older temporary
pre-production board variant and does not reflect production board
750-2628-XXX boards.
The following fixes are hence mandatory to ensure right voltage is
supplied to key OMAP5 SoC voltage rails:
- LDO1 supplies VDDAPHY_CAM which is OMAP5's vdda_csiporta/b/c. This
can only be supplied at 1.5V or 1.8V and we currently supply 2.8V.
To prevent any potential device damage risk, use the specified
1.5V-1.8V supply.
Remove 'always-on' and 'boot-on' settings here as it is
a 'on need' supply to SoC IP and is not enabled by PMIC by
default at boot.
- LDO3 supplies Low Latency Interface(LLI) hardware module which is a
special hardware to communicate with Modem. However since uEVM is
not setup by default for this communication, this should be disabled
by default.
Further, vdda_lli is supposed to be 1.5V and not 3V.
- LDO4 supplies VDDAPHY_DISP which is vdda_dsiporta/c/vdda_hdmi
This can only be supplied at 1.5V or 1.8V and we currently
supply 2.2V.
To prevent any potential device damage risk, use the specified
1.5V-1.8V supply.
Remove 'always-on' and 'boot-on' settings here as it is a 'on need'
supply to SoC IP and is not enabled by PMIC by default at boot.
- LDO6 supplies the board specified VDDS_1V2_WKUP supply going to
ldo_emu_wkup/vdds_hsic. To stay within the SoC specification supply
1.2V instead of 1.5V.
- LDO7 supplies VDD_VPP which is vpp1. This is currently configured for
1.5V which as per data manual "A pulse width of 1000 ns and an amplitude
of 2V is required to program each eFuse bit. Otherwise, VPP1 must not
be supplied".
So, fix the voltage to 2V. and disable the supply since we have no plans
of programming efuse bits - it can only be done once - in factory.
Further it is not enabled by default by PMIC so, 'boot-on' must be
removed, and the 'always-on' needs to be removed to achieve pulsing
if efuse needs to be programmed.
- LDO9 supplies the board specified vdds_sdcard supply going within SoC
specification of 1.8V or 3.0V. Further the supply is controlled by
switch enabled by REGEN3. So, introduce REGEN3 and map sdcard slot to
be powered by LDO9. Remove 'always-on' allowing the LDO to be disabled
on need basis.
Reported-by: Marc Jüttner <m-juettner@ti.com>
Signed-off-by: Nishanth Menon <nm@ti.com>
Acked-by: J Keerthy <j-keerthy@ti.com>
Acked-by: Benoit Cousson <benoit.cousson@gmail.com>
Signed-off-by: Tony Lindgren <tony@atomide.com>
2013-07-30 01:03:02 +08:00
|
|
|
regulator-min-microvolt = <1500000>;
|
|
|
|
|
regulator-max-microvolt = <1800000>;
|
2013-06-13 12:30:11 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
ldo2_reg: ldo2 {
|
2013-07-30 01:03:01 +08:00
|
|
|
/* VCC_2V8_DISP: Does not go anywhere */
|
2013-06-13 12:30:11 +08:00
|
|
|
regulator-name = "ldo2";
|
2013-07-30 01:03:03 +08:00
|
|
|
regulator-min-microvolt = <2800000>;
|
|
|
|
|
regulator-max-microvolt = <2800000>;
|
|
|
|
|
/* Unused */
|
|
|
|
|
status = "disabled";
|
2013-06-13 12:30:11 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
ldo3_reg: ldo3 {
|
2013-07-30 01:03:01 +08:00
|
|
|
/* VDDAPHY_MDM: vdda_lli */
|
2013-06-13 12:30:11 +08:00
|
|
|
regulator-name = "ldo3";
|
ARM: dts: omap5-uevm: fix regulator configurations mandatory for SoC
commit e00c27ef3b4c23e39d0a77b7c8e5be44c28001c7
(ARM: dts: OMAP5: Add Palmas MFD node and regulator nodes)
introduced regulator entries for OMAP5uEVM.
However, The regulator information is based on an older temporary
pre-production board variant and does not reflect production board
750-2628-XXX boards.
The following fixes are hence mandatory to ensure right voltage is
supplied to key OMAP5 SoC voltage rails:
- LDO1 supplies VDDAPHY_CAM which is OMAP5's vdda_csiporta/b/c. This
can only be supplied at 1.5V or 1.8V and we currently supply 2.8V.
To prevent any potential device damage risk, use the specified
1.5V-1.8V supply.
Remove 'always-on' and 'boot-on' settings here as it is
a 'on need' supply to SoC IP and is not enabled by PMIC by
default at boot.
- LDO3 supplies Low Latency Interface(LLI) hardware module which is a
special hardware to communicate with Modem. However since uEVM is
not setup by default for this communication, this should be disabled
by default.
Further, vdda_lli is supposed to be 1.5V and not 3V.
- LDO4 supplies VDDAPHY_DISP which is vdda_dsiporta/c/vdda_hdmi
This can only be supplied at 1.5V or 1.8V and we currently
supply 2.2V.
To prevent any potential device damage risk, use the specified
1.5V-1.8V supply.
Remove 'always-on' and 'boot-on' settings here as it is a 'on need'
supply to SoC IP and is not enabled by PMIC by default at boot.
- LDO6 supplies the board specified VDDS_1V2_WKUP supply going to
ldo_emu_wkup/vdds_hsic. To stay within the SoC specification supply
1.2V instead of 1.5V.
- LDO7 supplies VDD_VPP which is vpp1. This is currently configured for
1.5V which as per data manual "A pulse width of 1000 ns and an amplitude
of 2V is required to program each eFuse bit. Otherwise, VPP1 must not
be supplied".
So, fix the voltage to 2V. and disable the supply since we have no plans
of programming efuse bits - it can only be done once - in factory.
Further it is not enabled by default by PMIC so, 'boot-on' must be
removed, and the 'always-on' needs to be removed to achieve pulsing
if efuse needs to be programmed.
- LDO9 supplies the board specified vdds_sdcard supply going within SoC
specification of 1.8V or 3.0V. Further the supply is controlled by
switch enabled by REGEN3. So, introduce REGEN3 and map sdcard slot to
be powered by LDO9. Remove 'always-on' allowing the LDO to be disabled
on need basis.
Reported-by: Marc Jüttner <m-juettner@ti.com>
Signed-off-by: Nishanth Menon <nm@ti.com>
Acked-by: J Keerthy <j-keerthy@ti.com>
Acked-by: Benoit Cousson <benoit.cousson@gmail.com>
Signed-off-by: Tony Lindgren <tony@atomide.com>
2013-07-30 01:03:02 +08:00
|
|
|
regulator-min-microvolt = <1500000>;
|
|
|
|
|
regulator-max-microvolt = <1500000>;
|
2013-06-13 12:30:11 +08:00
|
|
|
regulator-boot-on;
|
ARM: dts: omap5-uevm: fix regulator configurations mandatory for SoC
commit e00c27ef3b4c23e39d0a77b7c8e5be44c28001c7
(ARM: dts: OMAP5: Add Palmas MFD node and regulator nodes)
introduced regulator entries for OMAP5uEVM.
However, The regulator information is based on an older temporary
pre-production board variant and does not reflect production board
750-2628-XXX boards.
The following fixes are hence mandatory to ensure right voltage is
supplied to key OMAP5 SoC voltage rails:
- LDO1 supplies VDDAPHY_CAM which is OMAP5's vdda_csiporta/b/c. This
can only be supplied at 1.5V or 1.8V and we currently supply 2.8V.
To prevent any potential device damage risk, use the specified
1.5V-1.8V supply.
Remove 'always-on' and 'boot-on' settings here as it is
a 'on need' supply to SoC IP and is not enabled by PMIC by
default at boot.
- LDO3 supplies Low Latency Interface(LLI) hardware module which is a
special hardware to communicate with Modem. However since uEVM is
not setup by default for this communication, this should be disabled
by default.
Further, vdda_lli is supposed to be 1.5V and not 3V.
- LDO4 supplies VDDAPHY_DISP which is vdda_dsiporta/c/vdda_hdmi
This can only be supplied at 1.5V or 1.8V and we currently
supply 2.2V.
To prevent any potential device damage risk, use the specified
1.5V-1.8V supply.
Remove 'always-on' and 'boot-on' settings here as it is a 'on need'
supply to SoC IP and is not enabled by PMIC by default at boot.
- LDO6 supplies the board specified VDDS_1V2_WKUP supply going to
ldo_emu_wkup/vdds_hsic. To stay within the SoC specification supply
1.2V instead of 1.5V.
- LDO7 supplies VDD_VPP which is vpp1. This is currently configured for
1.5V which as per data manual "A pulse width of 1000 ns and an amplitude
of 2V is required to program each eFuse bit. Otherwise, VPP1 must not
be supplied".
So, fix the voltage to 2V. and disable the supply since we have no plans
of programming efuse bits - it can only be done once - in factory.
Further it is not enabled by default by PMIC so, 'boot-on' must be
removed, and the 'always-on' needs to be removed to achieve pulsing
if efuse needs to be programmed.
- LDO9 supplies the board specified vdds_sdcard supply going within SoC
specification of 1.8V or 3.0V. Further the supply is controlled by
switch enabled by REGEN3. So, introduce REGEN3 and map sdcard slot to
be powered by LDO9. Remove 'always-on' allowing the LDO to be disabled
on need basis.
Reported-by: Marc Jüttner <m-juettner@ti.com>
Signed-off-by: Nishanth Menon <nm@ti.com>
Acked-by: J Keerthy <j-keerthy@ti.com>
Acked-by: Benoit Cousson <benoit.cousson@gmail.com>
Signed-off-by: Tony Lindgren <tony@atomide.com>
2013-07-30 01:03:02 +08:00
|
|
|
/* Only if Modem is used */
|
|
|
|
|
status = "disabled";
|
2013-06-13 12:30:11 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
ldo4_reg: ldo4 {
|
2013-07-30 01:03:01 +08:00
|
|
|
/* VDDAPHY_DISP: vdda_dsiport/hdmi */
|
2013-06-13 12:30:11 +08:00
|
|
|
regulator-name = "ldo4";
|
ARM: dts: omap5-uevm: fix regulator configurations mandatory for SoC
commit e00c27ef3b4c23e39d0a77b7c8e5be44c28001c7
(ARM: dts: OMAP5: Add Palmas MFD node and regulator nodes)
introduced regulator entries for OMAP5uEVM.
However, The regulator information is based on an older temporary
pre-production board variant and does not reflect production board
750-2628-XXX boards.
The following fixes are hence mandatory to ensure right voltage is
supplied to key OMAP5 SoC voltage rails:
- LDO1 supplies VDDAPHY_CAM which is OMAP5's vdda_csiporta/b/c. This
can only be supplied at 1.5V or 1.8V and we currently supply 2.8V.
To prevent any potential device damage risk, use the specified
1.5V-1.8V supply.
Remove 'always-on' and 'boot-on' settings here as it is
a 'on need' supply to SoC IP and is not enabled by PMIC by
default at boot.
- LDO3 supplies Low Latency Interface(LLI) hardware module which is a
special hardware to communicate with Modem. However since uEVM is
not setup by default for this communication, this should be disabled
by default.
Further, vdda_lli is supposed to be 1.5V and not 3V.
- LDO4 supplies VDDAPHY_DISP which is vdda_dsiporta/c/vdda_hdmi
This can only be supplied at 1.5V or 1.8V and we currently
supply 2.2V.
To prevent any potential device damage risk, use the specified
1.5V-1.8V supply.
Remove 'always-on' and 'boot-on' settings here as it is a 'on need'
supply to SoC IP and is not enabled by PMIC by default at boot.
- LDO6 supplies the board specified VDDS_1V2_WKUP supply going to
ldo_emu_wkup/vdds_hsic. To stay within the SoC specification supply
1.2V instead of 1.5V.
- LDO7 supplies VDD_VPP which is vpp1. This is currently configured for
1.5V which as per data manual "A pulse width of 1000 ns and an amplitude
of 2V is required to program each eFuse bit. Otherwise, VPP1 must not
be supplied".
So, fix the voltage to 2V. and disable the supply since we have no plans
of programming efuse bits - it can only be done once - in factory.
Further it is not enabled by default by PMIC so, 'boot-on' must be
removed, and the 'always-on' needs to be removed to achieve pulsing
if efuse needs to be programmed.
- LDO9 supplies the board specified vdds_sdcard supply going within SoC
specification of 1.8V or 3.0V. Further the supply is controlled by
switch enabled by REGEN3. So, introduce REGEN3 and map sdcard slot to
be powered by LDO9. Remove 'always-on' allowing the LDO to be disabled
on need basis.
Reported-by: Marc Jüttner <m-juettner@ti.com>
Signed-off-by: Nishanth Menon <nm@ti.com>
Acked-by: J Keerthy <j-keerthy@ti.com>
Acked-by: Benoit Cousson <benoit.cousson@gmail.com>
Signed-off-by: Tony Lindgren <tony@atomide.com>
2013-07-30 01:03:02 +08:00
|
|
|
regulator-min-microvolt = <1500000>;
|
|
|
|
|
regulator-max-microvolt = <1800000>;
|
2013-06-13 12:30:11 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
ldo5_reg: ldo5 {
|
2013-07-30 01:03:01 +08:00
|
|
|
/* VDDA_1V8_PHY: usb/sata/hdmi.. */
|
2013-06-13 12:30:11 +08:00
|
|
|
regulator-name = "ldo5";
|
|
|
|
|
regulator-min-microvolt = <1800000>;
|
|
|
|
|
regulator-max-microvolt = <1800000>;
|
|
|
|
|
regulator-always-on;
|
|
|
|
|
regulator-boot-on;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
ldo6_reg: ldo6 {
|
2013-07-30 01:03:01 +08:00
|
|
|
/* VDDS_1V2_WKUP: hsic/ldo_emu_wkup */
|
2013-06-13 12:30:11 +08:00
|
|
|
regulator-name = "ldo6";
|
ARM: dts: omap5-uevm: fix regulator configurations mandatory for SoC
commit e00c27ef3b4c23e39d0a77b7c8e5be44c28001c7
(ARM: dts: OMAP5: Add Palmas MFD node and regulator nodes)
introduced regulator entries for OMAP5uEVM.
However, The regulator information is based on an older temporary
pre-production board variant and does not reflect production board
750-2628-XXX boards.
The following fixes are hence mandatory to ensure right voltage is
supplied to key OMAP5 SoC voltage rails:
- LDO1 supplies VDDAPHY_CAM which is OMAP5's vdda_csiporta/b/c. This
can only be supplied at 1.5V or 1.8V and we currently supply 2.8V.
To prevent any potential device damage risk, use the specified
1.5V-1.8V supply.
Remove 'always-on' and 'boot-on' settings here as it is
a 'on need' supply to SoC IP and is not enabled by PMIC by
default at boot.
- LDO3 supplies Low Latency Interface(LLI) hardware module which is a
special hardware to communicate with Modem. However since uEVM is
not setup by default for this communication, this should be disabled
by default.
Further, vdda_lli is supposed to be 1.5V and not 3V.
- LDO4 supplies VDDAPHY_DISP which is vdda_dsiporta/c/vdda_hdmi
This can only be supplied at 1.5V or 1.8V and we currently
supply 2.2V.
To prevent any potential device damage risk, use the specified
1.5V-1.8V supply.
Remove 'always-on' and 'boot-on' settings here as it is a 'on need'
supply to SoC IP and is not enabled by PMIC by default at boot.
- LDO6 supplies the board specified VDDS_1V2_WKUP supply going to
ldo_emu_wkup/vdds_hsic. To stay within the SoC specification supply
1.2V instead of 1.5V.
- LDO7 supplies VDD_VPP which is vpp1. This is currently configured for
1.5V which as per data manual "A pulse width of 1000 ns and an amplitude
of 2V is required to program each eFuse bit. Otherwise, VPP1 must not
be supplied".
So, fix the voltage to 2V. and disable the supply since we have no plans
of programming efuse bits - it can only be done once - in factory.
Further it is not enabled by default by PMIC so, 'boot-on' must be
removed, and the 'always-on' needs to be removed to achieve pulsing
if efuse needs to be programmed.
- LDO9 supplies the board specified vdds_sdcard supply going within SoC
specification of 1.8V or 3.0V. Further the supply is controlled by
switch enabled by REGEN3. So, introduce REGEN3 and map sdcard slot to
be powered by LDO9. Remove 'always-on' allowing the LDO to be disabled
on need basis.
Reported-by: Marc Jüttner <m-juettner@ti.com>
Signed-off-by: Nishanth Menon <nm@ti.com>
Acked-by: J Keerthy <j-keerthy@ti.com>
Acked-by: Benoit Cousson <benoit.cousson@gmail.com>
Signed-off-by: Tony Lindgren <tony@atomide.com>
2013-07-30 01:03:02 +08:00
|
|
|
regulator-min-microvolt = <1200000>;
|
|
|
|
|
regulator-max-microvolt = <1200000>;
|
2013-06-13 12:30:11 +08:00
|
|
|
regulator-always-on;
|
|
|
|
|
regulator-boot-on;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
ldo7_reg: ldo7 {
|
2013-07-30 01:03:01 +08:00
|
|
|
/* VDD_VPP: vpp1 */
|
2013-06-13 12:30:11 +08:00
|
|
|
regulator-name = "ldo7";
|
ARM: dts: omap5-uevm: fix regulator configurations mandatory for SoC
commit e00c27ef3b4c23e39d0a77b7c8e5be44c28001c7
(ARM: dts: OMAP5: Add Palmas MFD node and regulator nodes)
introduced regulator entries for OMAP5uEVM.
However, The regulator information is based on an older temporary
pre-production board variant and does not reflect production board
750-2628-XXX boards.
The following fixes are hence mandatory to ensure right voltage is
supplied to key OMAP5 SoC voltage rails:
- LDO1 supplies VDDAPHY_CAM which is OMAP5's vdda_csiporta/b/c. This
can only be supplied at 1.5V or 1.8V and we currently supply 2.8V.
To prevent any potential device damage risk, use the specified
1.5V-1.8V supply.
Remove 'always-on' and 'boot-on' settings here as it is
a 'on need' supply to SoC IP and is not enabled by PMIC by
default at boot.
- LDO3 supplies Low Latency Interface(LLI) hardware module which is a
special hardware to communicate with Modem. However since uEVM is
not setup by default for this communication, this should be disabled
by default.
Further, vdda_lli is supposed to be 1.5V and not 3V.
- LDO4 supplies VDDAPHY_DISP which is vdda_dsiporta/c/vdda_hdmi
This can only be supplied at 1.5V or 1.8V and we currently
supply 2.2V.
To prevent any potential device damage risk, use the specified
1.5V-1.8V supply.
Remove 'always-on' and 'boot-on' settings here as it is a 'on need'
supply to SoC IP and is not enabled by PMIC by default at boot.
- LDO6 supplies the board specified VDDS_1V2_WKUP supply going to
ldo_emu_wkup/vdds_hsic. To stay within the SoC specification supply
1.2V instead of 1.5V.
- LDO7 supplies VDD_VPP which is vpp1. This is currently configured for
1.5V which as per data manual "A pulse width of 1000 ns and an amplitude
of 2V is required to program each eFuse bit. Otherwise, VPP1 must not
be supplied".
So, fix the voltage to 2V. and disable the supply since we have no plans
of programming efuse bits - it can only be done once - in factory.
Further it is not enabled by default by PMIC so, 'boot-on' must be
removed, and the 'always-on' needs to be removed to achieve pulsing
if efuse needs to be programmed.
- LDO9 supplies the board specified vdds_sdcard supply going within SoC
specification of 1.8V or 3.0V. Further the supply is controlled by
switch enabled by REGEN3. So, introduce REGEN3 and map sdcard slot to
be powered by LDO9. Remove 'always-on' allowing the LDO to be disabled
on need basis.
Reported-by: Marc Jüttner <m-juettner@ti.com>
Signed-off-by: Nishanth Menon <nm@ti.com>
Acked-by: J Keerthy <j-keerthy@ti.com>
Acked-by: Benoit Cousson <benoit.cousson@gmail.com>
Signed-off-by: Tony Lindgren <tony@atomide.com>
2013-07-30 01:03:02 +08:00
|
|
|
regulator-min-microvolt = <2000000>;
|
|
|
|
|
regulator-max-microvolt = <2000000>;
|
|
|
|
|
/* Only for efuse reprograming! */
|
|
|
|
|
status = "disabled";
|
2013-06-13 12:30:11 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
ldo8_reg: ldo8 {
|
2013-07-30 01:03:01 +08:00
|
|
|
/* VDD_3v0: Does not go anywhere */
|
2013-06-13 12:30:11 +08:00
|
|
|
regulator-name = "ldo8";
|
2013-07-30 01:03:03 +08:00
|
|
|
regulator-min-microvolt = <3000000>;
|
|
|
|
|
regulator-max-microvolt = <3000000>;
|
2013-06-13 12:30:11 +08:00
|
|
|
regulator-boot-on;
|
2013-07-30 01:03:03 +08:00
|
|
|
/* Unused */
|
|
|
|
|
status = "disabled";
|
2013-06-13 12:30:11 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
ldo9_reg: ldo9 {
|
2013-07-30 01:03:01 +08:00
|
|
|
/* VCC_DV_SDIO: vdds_sdcard */
|
2013-06-13 12:30:11 +08:00
|
|
|
regulator-name = "ldo9";
|
|
|
|
|
regulator-min-microvolt = <1800000>;
|
ARM: dts: omap5-uevm: fix regulator configurations mandatory for SoC
commit e00c27ef3b4c23e39d0a77b7c8e5be44c28001c7
(ARM: dts: OMAP5: Add Palmas MFD node and regulator nodes)
introduced regulator entries for OMAP5uEVM.
However, The regulator information is based on an older temporary
pre-production board variant and does not reflect production board
750-2628-XXX boards.
The following fixes are hence mandatory to ensure right voltage is
supplied to key OMAP5 SoC voltage rails:
- LDO1 supplies VDDAPHY_CAM which is OMAP5's vdda_csiporta/b/c. This
can only be supplied at 1.5V or 1.8V and we currently supply 2.8V.
To prevent any potential device damage risk, use the specified
1.5V-1.8V supply.
Remove 'always-on' and 'boot-on' settings here as it is
a 'on need' supply to SoC IP and is not enabled by PMIC by
default at boot.
- LDO3 supplies Low Latency Interface(LLI) hardware module which is a
special hardware to communicate with Modem. However since uEVM is
not setup by default for this communication, this should be disabled
by default.
Further, vdda_lli is supposed to be 1.5V and not 3V.
- LDO4 supplies VDDAPHY_DISP which is vdda_dsiporta/c/vdda_hdmi
This can only be supplied at 1.5V or 1.8V and we currently
supply 2.2V.
To prevent any potential device damage risk, use the specified
1.5V-1.8V supply.
Remove 'always-on' and 'boot-on' settings here as it is a 'on need'
supply to SoC IP and is not enabled by PMIC by default at boot.
- LDO6 supplies the board specified VDDS_1V2_WKUP supply going to
ldo_emu_wkup/vdds_hsic. To stay within the SoC specification supply
1.2V instead of 1.5V.
- LDO7 supplies VDD_VPP which is vpp1. This is currently configured for
1.5V which as per data manual "A pulse width of 1000 ns and an amplitude
of 2V is required to program each eFuse bit. Otherwise, VPP1 must not
be supplied".
So, fix the voltage to 2V. and disable the supply since we have no plans
of programming efuse bits - it can only be done once - in factory.
Further it is not enabled by default by PMIC so, 'boot-on' must be
removed, and the 'always-on' needs to be removed to achieve pulsing
if efuse needs to be programmed.
- LDO9 supplies the board specified vdds_sdcard supply going within SoC
specification of 1.8V or 3.0V. Further the supply is controlled by
switch enabled by REGEN3. So, introduce REGEN3 and map sdcard slot to
be powered by LDO9. Remove 'always-on' allowing the LDO to be disabled
on need basis.
Reported-by: Marc Jüttner <m-juettner@ti.com>
Signed-off-by: Nishanth Menon <nm@ti.com>
Acked-by: J Keerthy <j-keerthy@ti.com>
Acked-by: Benoit Cousson <benoit.cousson@gmail.com>
Signed-off-by: Tony Lindgren <tony@atomide.com>
2013-07-30 01:03:02 +08:00
|
|
|
regulator-max-microvolt = <3000000>;
|
2013-06-13 12:30:11 +08:00
|
|
|
regulator-boot-on;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
ldoln_reg: ldoln {
|
2013-07-30 01:03:01 +08:00
|
|
|
/* VDDA_1v8_REF: vdds_osc/mm_l4per.. */
|
2013-06-13 12:30:11 +08:00
|
|
|
regulator-name = "ldoln";
|
|
|
|
|
regulator-min-microvolt = <1800000>;
|
|
|
|
|
regulator-max-microvolt = <1800000>;
|
|
|
|
|
regulator-always-on;
|
|
|
|
|
regulator-boot-on;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
ldousb_reg: ldousb {
|
2013-07-30 01:03:01 +08:00
|
|
|
/* VDDA_3V_USB: VDDA_USBHS33 */
|
2013-06-13 12:30:11 +08:00
|
|
|
regulator-name = "ldousb";
|
|
|
|
|
regulator-min-microvolt = <3250000>;
|
|
|
|
|
regulator-max-microvolt = <3250000>;
|
|
|
|
|
regulator-always-on;
|
|
|
|
|
regulator-boot-on;
|
|
|
|
|
};
|
ARM: dts: omap5-uevm: fix regulator configurations mandatory for SoC
commit e00c27ef3b4c23e39d0a77b7c8e5be44c28001c7
(ARM: dts: OMAP5: Add Palmas MFD node and regulator nodes)
introduced regulator entries for OMAP5uEVM.
However, The regulator information is based on an older temporary
pre-production board variant and does not reflect production board
750-2628-XXX boards.
The following fixes are hence mandatory to ensure right voltage is
supplied to key OMAP5 SoC voltage rails:
- LDO1 supplies VDDAPHY_CAM which is OMAP5's vdda_csiporta/b/c. This
can only be supplied at 1.5V or 1.8V and we currently supply 2.8V.
To prevent any potential device damage risk, use the specified
1.5V-1.8V supply.
Remove 'always-on' and 'boot-on' settings here as it is
a 'on need' supply to SoC IP and is not enabled by PMIC by
default at boot.
- LDO3 supplies Low Latency Interface(LLI) hardware module which is a
special hardware to communicate with Modem. However since uEVM is
not setup by default for this communication, this should be disabled
by default.
Further, vdda_lli is supposed to be 1.5V and not 3V.
- LDO4 supplies VDDAPHY_DISP which is vdda_dsiporta/c/vdda_hdmi
This can only be supplied at 1.5V or 1.8V and we currently
supply 2.2V.
To prevent any potential device damage risk, use the specified
1.5V-1.8V supply.
Remove 'always-on' and 'boot-on' settings here as it is a 'on need'
supply to SoC IP and is not enabled by PMIC by default at boot.
- LDO6 supplies the board specified VDDS_1V2_WKUP supply going to
ldo_emu_wkup/vdds_hsic. To stay within the SoC specification supply
1.2V instead of 1.5V.
- LDO7 supplies VDD_VPP which is vpp1. This is currently configured for
1.5V which as per data manual "A pulse width of 1000 ns and an amplitude
of 2V is required to program each eFuse bit. Otherwise, VPP1 must not
be supplied".
So, fix the voltage to 2V. and disable the supply since we have no plans
of programming efuse bits - it can only be done once - in factory.
Further it is not enabled by default by PMIC so, 'boot-on' must be
removed, and the 'always-on' needs to be removed to achieve pulsing
if efuse needs to be programmed.
- LDO9 supplies the board specified vdds_sdcard supply going within SoC
specification of 1.8V or 3.0V. Further the supply is controlled by
switch enabled by REGEN3. So, introduce REGEN3 and map sdcard slot to
be powered by LDO9. Remove 'always-on' allowing the LDO to be disabled
on need basis.
Reported-by: Marc Jüttner <m-juettner@ti.com>
Signed-off-by: Nishanth Menon <nm@ti.com>
Acked-by: J Keerthy <j-keerthy@ti.com>
Acked-by: Benoit Cousson <benoit.cousson@gmail.com>
Signed-off-by: Tony Lindgren <tony@atomide.com>
2013-07-30 01:03:02 +08:00
|
|
|
|
|
|
|
|
regen3_reg: regen3 {
|
|
|
|
|
/* REGEN3 controls LDO9 supply to card */
|
|
|
|
|
regulator-name = "regen3";
|
|
|
|
|
regulator-always-on;
|
|
|
|
|
regulator-boot-on;
|
|
|
|
|
};
|
2013-06-13 12:30:11 +08:00
|
|
|
};
|
|
|
|
|
};
|
|
|
|
|
};
|
2013-02-13 17:28:22 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
&i2c5 {
|
|
|
|
|
pinctrl-names = "default";
|
|
|
|
|
pinctrl-0 = <&i2c5_pins>;
|
|
|
|
|
|
|
|
|
|
clock-frequency = <400000>;
|
|
|
|
|
};
|
|
|
|
|
|
2012-10-04 19:57:24 +08:00
|
|
|
&mcbsp3 {
|
|
|
|
|
status = "disabled";
|
|
|
|
|
};
|
2012-11-05 20:52:52 +08:00
|
|
|
|
2013-06-07 21:22:48 +08:00
|
|
|
&usbhshost {
|
|
|
|
|
port2-mode = "ehci-hsic";
|
|
|
|
|
port3-mode = "ehci-hsic";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
&usbhsehci {
|
|
|
|
|
phys = <0 &hsusb2_phy &hsusb3_phy>;
|
|
|
|
|
};
|
|
|
|
|
|
2013-02-13 17:28:44 +08:00
|
|
|
&mcspi1 {
|
|
|
|
|
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
&mcspi2 {
|
|
|
|
|
pinctrl-names = "default";
|
|
|
|
|
pinctrl-0 = <&mcspi2_pins>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
&mcspi3 {
|
|
|
|
|
pinctrl-names = "default";
|
|
|
|
|
pinctrl-0 = <&mcspi3_pins>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
&mcspi4 {
|
|
|
|
|
pinctrl-names = "default";
|
|
|
|
|
pinctrl-0 = <&mcspi4_pins>;
|
|
|
|
|
};
|
2013-06-07 21:22:50 +08:00
|
|
|
|
|
|
|
|
&uart1 {
|
|
|
|
|
pinctrl-names = "default";
|
|
|
|
|
pinctrl-0 = <&uart1_pins>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
&uart3 {
|
|
|
|
|
pinctrl-names = "default";
|
|
|
|
|
pinctrl-0 = <&uart3_pins>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
&uart5 {
|
|
|
|
|
pinctrl-names = "default";
|
|
|
|
|
pinctrl-0 = <&uart5_pins>;
|
|
|
|
|
};
|