40 lines
955 B
C
40 lines
955 B
C
|
/*
|
||
|
|
* arch/arm/mach-ixp4xx/include/mach/ixdp425.h
|
||
|
|
*
|
||
|
|
* IXDP425 platform specific definitions
|
||
|
|
*
|
||
|
|
* Author: Deepak Saxena <dsaxena@plexity.net>
|
||
|
|
*
|
||
|
|
* Copyright 2004 (c) MontaVista, Software, Inc.
|
||
|
|
*
|
||
|
|
* This file is licensed under the terms of the GNU General Public
|
||
|
|
* License version 2. This program is licensed "as is" without any
|
||
|
|
* warranty of any kind, whether express or implied.
|
||
|
|
*/
|
||
|
|
|
||
|
|
#ifndef __ASM_ARCH_HARDWARE_H__
|
||
|
|
#error "Do not include this directly, instead #include <mach/hardware.h>"
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#define IXDP425_SDA_PIN 7
|
||
|
|
#define IXDP425_SCL_PIN 6
|
||
|
|
|
||
|
|
/*
|
||
|
|
* IXDP425 PCI IRQs
|
||
|
|
*/
|
||
|
|
#define IXDP425_PCI_MAX_DEV 4
|
||
|
|
#define IXDP425_PCI_IRQ_LINES 4
|
||
|
|
|
||
|
|
|
||
|
|
/* PCI controller GPIO to IRQ pin mappings */
|
||
|
|
#define IXDP425_PCI_INTA_PIN 11
|
||
|
|
#define IXDP425_PCI_INTB_PIN 10
|
||
|
|
#define IXDP425_PCI_INTC_PIN 9
|
||
|
|
#define IXDP425_PCI_INTD_PIN 8
|
||
|
|
|
||
|
|
/* NAND Flash pins */
|
||
|
|
#define IXDP425_NAND_NCE_PIN 12
|
||
|
|
|
||
|
|
#define IXDP425_NAND_CMD_BYTE 0x01
|
||
|
|
#define IXDP425_NAND_ADDR_BYTE 0x02
|