2018-06-29 20:36:34 +08:00
|
|
|
// SPDX-License-Identifier: GPL-2.0
|
2013-06-18 19:33:02 +08:00
|
|
|
/*
|
|
|
|
* Pinctrl GPIO driver for Intel Baytrail
|
|
|
|
*
|
2018-06-29 20:36:34 +08:00
|
|
|
* Copyright (c) 2012-2013, Intel Corporation
|
2013-06-18 19:33:02 +08:00
|
|
|
* Author: Mathias Nyman <mathias.nyman@linux.intel.com>
|
|
|
|
*/
|
|
|
|
|
2018-09-04 19:26:20 +08:00
|
|
|
#include <linux/acpi.h>
|
2013-06-18 19:33:02 +08:00
|
|
|
#include <linux/bitops.h>
|
2015-12-08 07:03:44 +08:00
|
|
|
#include <linux/gpio/driver.h>
|
2018-09-04 19:26:20 +08:00
|
|
|
#include <linux/init.h>
|
|
|
|
#include <linux/interrupt.h>
|
2013-06-18 19:33:02 +08:00
|
|
|
#include <linux/io.h>
|
2018-09-04 19:26:20 +08:00
|
|
|
#include <linux/kernel.h>
|
|
|
|
#include <linux/types.h>
|
|
|
|
#include <linux/platform_device.h>
|
2013-06-18 19:33:02 +08:00
|
|
|
#include <linux/pm_runtime.h>
|
2018-08-31 00:27:39 +08:00
|
|
|
#include <linux/property.h>
|
2018-09-04 19:26:20 +08:00
|
|
|
#include <linux/seq_file.h>
|
2018-08-31 00:27:39 +08:00
|
|
|
|
2013-06-18 19:33:02 +08:00
|
|
|
#include <linux/pinctrl/pinctrl.h>
|
2016-04-01 19:00:03 +08:00
|
|
|
#include <linux/pinctrl/pinmux.h>
|
|
|
|
#include <linux/pinctrl/pinconf.h>
|
|
|
|
#include <linux/pinctrl/pinconf-generic.h>
|
2013-06-18 19:33:02 +08:00
|
|
|
|
|
|
|
/* memory mapped register offsets */
|
|
|
|
#define BYT_CONF0_REG 0x000
|
|
|
|
#define BYT_CONF1_REG 0x004
|
|
|
|
#define BYT_VAL_REG 0x008
|
|
|
|
#define BYT_DFT_REG 0x00c
|
|
|
|
#define BYT_INT_STAT_REG 0x800
|
2016-04-01 19:00:07 +08:00
|
|
|
#define BYT_DEBOUNCE_REG 0x9d0
|
2013-06-18 19:33:02 +08:00
|
|
|
|
|
|
|
/* BYT_CONF0_REG register bits */
|
2014-05-16 17:18:29 +08:00
|
|
|
#define BYT_IODEN BIT(31)
|
2014-06-13 02:06:20 +08:00
|
|
|
#define BYT_DIRECT_IRQ_EN BIT(27)
|
2013-06-18 19:33:02 +08:00
|
|
|
#define BYT_TRIG_NEG BIT(26)
|
|
|
|
#define BYT_TRIG_POS BIT(25)
|
|
|
|
#define BYT_TRIG_LVL BIT(24)
|
2016-04-01 19:00:07 +08:00
|
|
|
#define BYT_DEBOUNCE_EN BIT(20)
|
2018-01-01 20:23:57 +08:00
|
|
|
#define BYT_GLITCH_FILTER_EN BIT(19)
|
|
|
|
#define BYT_GLITCH_F_SLOW_CLK BIT(17)
|
|
|
|
#define BYT_GLITCH_F_FAST_CLK BIT(16)
|
2014-05-16 17:18:29 +08:00
|
|
|
#define BYT_PULL_STR_SHIFT 9
|
|
|
|
#define BYT_PULL_STR_MASK (3 << BYT_PULL_STR_SHIFT)
|
|
|
|
#define BYT_PULL_STR_2K (0 << BYT_PULL_STR_SHIFT)
|
|
|
|
#define BYT_PULL_STR_10K (1 << BYT_PULL_STR_SHIFT)
|
|
|
|
#define BYT_PULL_STR_20K (2 << BYT_PULL_STR_SHIFT)
|
|
|
|
#define BYT_PULL_STR_40K (3 << BYT_PULL_STR_SHIFT)
|
|
|
|
#define BYT_PULL_ASSIGN_SHIFT 7
|
|
|
|
#define BYT_PULL_ASSIGN_MASK (3 << BYT_PULL_ASSIGN_SHIFT)
|
|
|
|
#define BYT_PULL_ASSIGN_UP (1 << BYT_PULL_ASSIGN_SHIFT)
|
|
|
|
#define BYT_PULL_ASSIGN_DOWN (2 << BYT_PULL_ASSIGN_SHIFT)
|
2013-06-18 19:33:02 +08:00
|
|
|
#define BYT_PIN_MUX 0x07
|
|
|
|
|
|
|
|
/* BYT_VAL_REG register bits */
|
|
|
|
#define BYT_INPUT_EN BIT(2) /* 0: input enabled (active low)*/
|
|
|
|
#define BYT_OUTPUT_EN BIT(1) /* 0: output enabled (active low)*/
|
|
|
|
#define BYT_LEVEL BIT(0)
|
|
|
|
|
|
|
|
#define BYT_DIR_MASK (BIT(1) | BIT(2))
|
|
|
|
#define BYT_TRIG_MASK (BIT(26) | BIT(25) | BIT(24))
|
|
|
|
|
2015-02-23 20:53:13 +08:00
|
|
|
#define BYT_CONF0_RESTORE_MASK (BYT_DIRECT_IRQ_EN | BYT_TRIG_MASK | \
|
|
|
|
BYT_PIN_MUX)
|
|
|
|
#define BYT_VAL_RESTORE_MASK (BYT_DIR_MASK | BYT_LEVEL)
|
|
|
|
|
2016-04-01 19:00:07 +08:00
|
|
|
/* BYT_DEBOUNCE_REG bits */
|
|
|
|
#define BYT_DEBOUNCE_PULSE_MASK 0x7
|
|
|
|
#define BYT_DEBOUNCE_PULSE_375US 1
|
|
|
|
#define BYT_DEBOUNCE_PULSE_750US 2
|
|
|
|
#define BYT_DEBOUNCE_PULSE_1500US 3
|
|
|
|
#define BYT_DEBOUNCE_PULSE_3MS 4
|
|
|
|
#define BYT_DEBOUNCE_PULSE_6MS 5
|
|
|
|
#define BYT_DEBOUNCE_PULSE_12MS 6
|
|
|
|
#define BYT_DEBOUNCE_PULSE_24MS 7
|
|
|
|
|
2013-06-18 19:33:02 +08:00
|
|
|
#define BYT_NGPIO_SCORE 102
|
|
|
|
#define BYT_NGPIO_NCORE 28
|
|
|
|
#define BYT_NGPIO_SUS 44
|
|
|
|
|
2014-03-06 21:59:49 +08:00
|
|
|
#define BYT_SCORE_ACPI_UID "1"
|
|
|
|
#define BYT_NCORE_ACPI_UID "2"
|
|
|
|
#define BYT_SUS_ACPI_UID "3"
|
|
|
|
|
2016-04-01 19:00:03 +08:00
|
|
|
/*
|
|
|
|
* This is the function value most pins have for GPIO muxing. If the value
|
|
|
|
* differs from the default one, it must be explicitly mentioned. Otherwise, the
|
|
|
|
* pin control implementation will set the muxing value to default GPIO if it
|
|
|
|
* does not find a match for the requested function.
|
|
|
|
*/
|
|
|
|
#define BYT_DEFAULT_GPIO_MUX 0
|
|
|
|
|
pinctrl: baytrail: Add pin control data structures
In order to implement pin control for Baytrail, we need data
structures in which to store and pass along pin, group, function,
community and SOC data information.
Baytrail has 3 GPIO controllers. Add SCORE, NCORE and SUS
controller data:
- pins (for all controllers),
- pad map for pins (for all controllers; we need this since pads
are not ordered),
- groups (for SCORE and SUS controllers),
- functions (for SCORE and SUS controllers),
- communities (for all controllers),
- soc specific data gathering all of the above and the ACPI UID
(for all controllers)
This information is useful for pin control functionality.
NCORE data is lighter than the other two controllers' due to
lack of pin documentation in the public datasheet.
Datasheet:
http://www.intel.com/content/www/us/en/embedded/products/bay-trail/atom-e3800-family-datasheet.html
Signed-off-by: Cristina Ciocan <cristina.ciocan@intel.com>
Acked-by: Mika Westerberg <mika.westerberg@linux.intel.com>
Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
2016-04-01 19:00:02 +08:00
|
|
|
struct byt_gpio_pin_context {
|
|
|
|
u32 conf0;
|
|
|
|
u32 val;
|
|
|
|
};
|
|
|
|
|
|
|
|
struct byt_simple_func_mux {
|
|
|
|
const char *name;
|
|
|
|
unsigned short func;
|
|
|
|
};
|
|
|
|
|
|
|
|
struct byt_mixed_func_mux {
|
|
|
|
const char *name;
|
|
|
|
const unsigned short *func_values;
|
|
|
|
};
|
|
|
|
|
|
|
|
struct byt_pingroup {
|
|
|
|
const char *name;
|
|
|
|
const unsigned int *pins;
|
|
|
|
size_t npins;
|
|
|
|
unsigned short has_simple_funcs;
|
|
|
|
union {
|
|
|
|
const struct byt_simple_func_mux *simple_funcs;
|
|
|
|
const struct byt_mixed_func_mux *mixed_funcs;
|
|
|
|
};
|
|
|
|
size_t nfuncs;
|
|
|
|
};
|
|
|
|
|
|
|
|
struct byt_function {
|
|
|
|
const char *name;
|
|
|
|
const char * const *groups;
|
|
|
|
size_t ngroups;
|
|
|
|
};
|
|
|
|
|
|
|
|
struct byt_community {
|
|
|
|
unsigned int pin_base;
|
|
|
|
size_t npins;
|
|
|
|
const unsigned int *pad_map;
|
|
|
|
void __iomem *reg_base;
|
|
|
|
};
|
|
|
|
|
|
|
|
#define SIMPLE_FUNC(n, f) \
|
|
|
|
{ \
|
|
|
|
.name = (n), \
|
|
|
|
.func = (f), \
|
|
|
|
}
|
|
|
|
#define MIXED_FUNC(n, f) \
|
|
|
|
{ \
|
|
|
|
.name = (n), \
|
|
|
|
.func_values = (f), \
|
|
|
|
}
|
|
|
|
|
|
|
|
#define PIN_GROUP_SIMPLE(n, p, f) \
|
|
|
|
{ \
|
|
|
|
.name = (n), \
|
|
|
|
.pins = (p), \
|
|
|
|
.npins = ARRAY_SIZE((p)), \
|
2016-05-27 06:16:30 +08:00
|
|
|
.has_simple_funcs = 1, \
|
|
|
|
{ \
|
|
|
|
.simple_funcs = (f), \
|
|
|
|
}, \
|
pinctrl: baytrail: Add pin control data structures
In order to implement pin control for Baytrail, we need data
structures in which to store and pass along pin, group, function,
community and SOC data information.
Baytrail has 3 GPIO controllers. Add SCORE, NCORE and SUS
controller data:
- pins (for all controllers),
- pad map for pins (for all controllers; we need this since pads
are not ordered),
- groups (for SCORE and SUS controllers),
- functions (for SCORE and SUS controllers),
- communities (for all controllers),
- soc specific data gathering all of the above and the ACPI UID
(for all controllers)
This information is useful for pin control functionality.
NCORE data is lighter than the other two controllers' due to
lack of pin documentation in the public datasheet.
Datasheet:
http://www.intel.com/content/www/us/en/embedded/products/bay-trail/atom-e3800-family-datasheet.html
Signed-off-by: Cristina Ciocan <cristina.ciocan@intel.com>
Acked-by: Mika Westerberg <mika.westerberg@linux.intel.com>
Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
2016-04-01 19:00:02 +08:00
|
|
|
.nfuncs = ARRAY_SIZE((f)), \
|
|
|
|
}
|
|
|
|
#define PIN_GROUP_MIXED(n, p, f) \
|
|
|
|
{ \
|
|
|
|
.name = (n), \
|
|
|
|
.pins = (p), \
|
|
|
|
.npins = ARRAY_SIZE((p)), \
|
|
|
|
.has_simple_funcs = 0, \
|
2016-05-27 06:16:30 +08:00
|
|
|
{ \
|
|
|
|
.mixed_funcs = (f), \
|
|
|
|
}, \
|
pinctrl: baytrail: Add pin control data structures
In order to implement pin control for Baytrail, we need data
structures in which to store and pass along pin, group, function,
community and SOC data information.
Baytrail has 3 GPIO controllers. Add SCORE, NCORE and SUS
controller data:
- pins (for all controllers),
- pad map for pins (for all controllers; we need this since pads
are not ordered),
- groups (for SCORE and SUS controllers),
- functions (for SCORE and SUS controllers),
- communities (for all controllers),
- soc specific data gathering all of the above and the ACPI UID
(for all controllers)
This information is useful for pin control functionality.
NCORE data is lighter than the other two controllers' due to
lack of pin documentation in the public datasheet.
Datasheet:
http://www.intel.com/content/www/us/en/embedded/products/bay-trail/atom-e3800-family-datasheet.html
Signed-off-by: Cristina Ciocan <cristina.ciocan@intel.com>
Acked-by: Mika Westerberg <mika.westerberg@linux.intel.com>
Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
2016-04-01 19:00:02 +08:00
|
|
|
.nfuncs = ARRAY_SIZE((f)), \
|
|
|
|
}
|
|
|
|
|
|
|
|
#define FUNCTION(n, g) \
|
|
|
|
{ \
|
|
|
|
.name = (n), \
|
|
|
|
.groups = (g), \
|
|
|
|
.ngroups = ARRAY_SIZE((g)), \
|
|
|
|
}
|
|
|
|
|
|
|
|
#define COMMUNITY(p, n, map) \
|
|
|
|
{ \
|
|
|
|
.pin_base = (p), \
|
|
|
|
.npins = (n), \
|
|
|
|
.pad_map = (map),\
|
|
|
|
}
|
2013-06-18 19:33:02 +08:00
|
|
|
|
pinctrl: baytrail: Add pin control data structures
In order to implement pin control for Baytrail, we need data
structures in which to store and pass along pin, group, function,
community and SOC data information.
Baytrail has 3 GPIO controllers. Add SCORE, NCORE and SUS
controller data:
- pins (for all controllers),
- pad map for pins (for all controllers; we need this since pads
are not ordered),
- groups (for SCORE and SUS controllers),
- functions (for SCORE and SUS controllers),
- communities (for all controllers),
- soc specific data gathering all of the above and the ACPI UID
(for all controllers)
This information is useful for pin control functionality.
NCORE data is lighter than the other two controllers' due to
lack of pin documentation in the public datasheet.
Datasheet:
http://www.intel.com/content/www/us/en/embedded/products/bay-trail/atom-e3800-family-datasheet.html
Signed-off-by: Cristina Ciocan <cristina.ciocan@intel.com>
Acked-by: Mika Westerberg <mika.westerberg@linux.intel.com>
Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
2016-04-01 19:00:02 +08:00
|
|
|
struct byt_pinctrl_soc_data {
|
|
|
|
const char *uid;
|
|
|
|
const struct pinctrl_pin_desc *pins;
|
|
|
|
size_t npins;
|
|
|
|
const struct byt_pingroup *groups;
|
|
|
|
size_t ngroups;
|
|
|
|
const struct byt_function *functions;
|
|
|
|
size_t nfunctions;
|
|
|
|
const struct byt_community *communities;
|
|
|
|
size_t ncommunities;
|
|
|
|
};
|
|
|
|
|
2016-04-01 19:00:06 +08:00
|
|
|
struct byt_gpio {
|
|
|
|
struct gpio_chip chip;
|
|
|
|
struct platform_device *pdev;
|
|
|
|
struct pinctrl_dev *pctl_dev;
|
|
|
|
struct pinctrl_desc pctl_desc;
|
|
|
|
raw_spinlock_t lock;
|
|
|
|
const struct byt_pinctrl_soc_data *soc_data;
|
|
|
|
struct byt_community *communities_copy;
|
|
|
|
struct byt_gpio_pin_context *saved_context;
|
|
|
|
};
|
|
|
|
|
pinctrl: baytrail: Add pin control data structures
In order to implement pin control for Baytrail, we need data
structures in which to store and pass along pin, group, function,
community and SOC data information.
Baytrail has 3 GPIO controllers. Add SCORE, NCORE and SUS
controller data:
- pins (for all controllers),
- pad map for pins (for all controllers; we need this since pads
are not ordered),
- groups (for SCORE and SUS controllers),
- functions (for SCORE and SUS controllers),
- communities (for all controllers),
- soc specific data gathering all of the above and the ACPI UID
(for all controllers)
This information is useful for pin control functionality.
NCORE data is lighter than the other two controllers' due to
lack of pin documentation in the public datasheet.
Datasheet:
http://www.intel.com/content/www/us/en/embedded/products/bay-trail/atom-e3800-family-datasheet.html
Signed-off-by: Cristina Ciocan <cristina.ciocan@intel.com>
Acked-by: Mika Westerberg <mika.westerberg@linux.intel.com>
Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
2016-04-01 19:00:02 +08:00
|
|
|
/* SCORE pins, aka GPIOC_<pin_no> or GPIO_S0_SC[<pin_no>] */
|
|
|
|
static const struct pinctrl_pin_desc byt_score_pins[] = {
|
|
|
|
PINCTRL_PIN(0, "SATA_GP0"),
|
|
|
|
PINCTRL_PIN(1, "SATA_GP1"),
|
|
|
|
PINCTRL_PIN(2, "SATA_LED#"),
|
|
|
|
PINCTRL_PIN(3, "PCIE_CLKREQ0"),
|
|
|
|
PINCTRL_PIN(4, "PCIE_CLKREQ1"),
|
|
|
|
PINCTRL_PIN(5, "PCIE_CLKREQ2"),
|
|
|
|
PINCTRL_PIN(6, "PCIE_CLKREQ3"),
|
|
|
|
PINCTRL_PIN(7, "SD3_WP"),
|
|
|
|
PINCTRL_PIN(8, "HDA_RST"),
|
|
|
|
PINCTRL_PIN(9, "HDA_SYNC"),
|
|
|
|
PINCTRL_PIN(10, "HDA_CLK"),
|
|
|
|
PINCTRL_PIN(11, "HDA_SDO"),
|
|
|
|
PINCTRL_PIN(12, "HDA_SDI0"),
|
|
|
|
PINCTRL_PIN(13, "HDA_SDI1"),
|
|
|
|
PINCTRL_PIN(14, "GPIO_S0_SC14"),
|
|
|
|
PINCTRL_PIN(15, "GPIO_S0_SC15"),
|
|
|
|
PINCTRL_PIN(16, "MMC1_CLK"),
|
|
|
|
PINCTRL_PIN(17, "MMC1_D0"),
|
|
|
|
PINCTRL_PIN(18, "MMC1_D1"),
|
|
|
|
PINCTRL_PIN(19, "MMC1_D2"),
|
|
|
|
PINCTRL_PIN(20, "MMC1_D3"),
|
|
|
|
PINCTRL_PIN(21, "MMC1_D4"),
|
|
|
|
PINCTRL_PIN(22, "MMC1_D5"),
|
|
|
|
PINCTRL_PIN(23, "MMC1_D6"),
|
|
|
|
PINCTRL_PIN(24, "MMC1_D7"),
|
|
|
|
PINCTRL_PIN(25, "MMC1_CMD"),
|
|
|
|
PINCTRL_PIN(26, "MMC1_RST"),
|
|
|
|
PINCTRL_PIN(27, "SD2_CLK"),
|
|
|
|
PINCTRL_PIN(28, "SD2_D0"),
|
|
|
|
PINCTRL_PIN(29, "SD2_D1"),
|
|
|
|
PINCTRL_PIN(30, "SD2_D2"),
|
|
|
|
PINCTRL_PIN(31, "SD2_D3_CD"),
|
|
|
|
PINCTRL_PIN(32, "SD2_CMD"),
|
|
|
|
PINCTRL_PIN(33, "SD3_CLK"),
|
|
|
|
PINCTRL_PIN(34, "SD3_D0"),
|
|
|
|
PINCTRL_PIN(35, "SD3_D1"),
|
|
|
|
PINCTRL_PIN(36, "SD3_D2"),
|
|
|
|
PINCTRL_PIN(37, "SD3_D3"),
|
|
|
|
PINCTRL_PIN(38, "SD3_CD"),
|
|
|
|
PINCTRL_PIN(39, "SD3_CMD"),
|
|
|
|
PINCTRL_PIN(40, "SD3_1P8EN"),
|
|
|
|
PINCTRL_PIN(41, "SD3_PWREN#"),
|
|
|
|
PINCTRL_PIN(42, "ILB_LPC_AD0"),
|
|
|
|
PINCTRL_PIN(43, "ILB_LPC_AD1"),
|
|
|
|
PINCTRL_PIN(44, "ILB_LPC_AD2"),
|
|
|
|
PINCTRL_PIN(45, "ILB_LPC_AD3"),
|
|
|
|
PINCTRL_PIN(46, "ILB_LPC_FRAME"),
|
|
|
|
PINCTRL_PIN(47, "ILB_LPC_CLK0"),
|
|
|
|
PINCTRL_PIN(48, "ILB_LPC_CLK1"),
|
|
|
|
PINCTRL_PIN(49, "ILB_LPC_CLKRUN"),
|
|
|
|
PINCTRL_PIN(50, "ILB_LPC_SERIRQ"),
|
|
|
|
PINCTRL_PIN(51, "PCU_SMB_DATA"),
|
|
|
|
PINCTRL_PIN(52, "PCU_SMB_CLK"),
|
|
|
|
PINCTRL_PIN(53, "PCU_SMB_ALERT"),
|
|
|
|
PINCTRL_PIN(54, "ILB_8254_SPKR"),
|
|
|
|
PINCTRL_PIN(55, "GPIO_S0_SC55"),
|
|
|
|
PINCTRL_PIN(56, "GPIO_S0_SC56"),
|
|
|
|
PINCTRL_PIN(57, "GPIO_S0_SC57"),
|
|
|
|
PINCTRL_PIN(58, "GPIO_S0_SC58"),
|
|
|
|
PINCTRL_PIN(59, "GPIO_S0_SC59"),
|
|
|
|
PINCTRL_PIN(60, "GPIO_S0_SC60"),
|
|
|
|
PINCTRL_PIN(61, "GPIO_S0_SC61"),
|
|
|
|
PINCTRL_PIN(62, "LPE_I2S2_CLK"),
|
|
|
|
PINCTRL_PIN(63, "LPE_I2S2_FRM"),
|
|
|
|
PINCTRL_PIN(64, "LPE_I2S2_DATAIN"),
|
|
|
|
PINCTRL_PIN(65, "LPE_I2S2_DATAOUT"),
|
|
|
|
PINCTRL_PIN(66, "SIO_SPI_CS"),
|
|
|
|
PINCTRL_PIN(67, "SIO_SPI_MISO"),
|
|
|
|
PINCTRL_PIN(68, "SIO_SPI_MOSI"),
|
|
|
|
PINCTRL_PIN(69, "SIO_SPI_CLK"),
|
|
|
|
PINCTRL_PIN(70, "SIO_UART1_RXD"),
|
|
|
|
PINCTRL_PIN(71, "SIO_UART1_TXD"),
|
|
|
|
PINCTRL_PIN(72, "SIO_UART1_RTS"),
|
|
|
|
PINCTRL_PIN(73, "SIO_UART1_CTS"),
|
|
|
|
PINCTRL_PIN(74, "SIO_UART2_RXD"),
|
|
|
|
PINCTRL_PIN(75, "SIO_UART2_TXD"),
|
|
|
|
PINCTRL_PIN(76, "SIO_UART2_RTS"),
|
|
|
|
PINCTRL_PIN(77, "SIO_UART2_CTS"),
|
|
|
|
PINCTRL_PIN(78, "SIO_I2C0_DATA"),
|
|
|
|
PINCTRL_PIN(79, "SIO_I2C0_CLK"),
|
|
|
|
PINCTRL_PIN(80, "SIO_I2C1_DATA"),
|
|
|
|
PINCTRL_PIN(81, "SIO_I2C1_CLK"),
|
|
|
|
PINCTRL_PIN(82, "SIO_I2C2_DATA"),
|
|
|
|
PINCTRL_PIN(83, "SIO_I2C2_CLK"),
|
|
|
|
PINCTRL_PIN(84, "SIO_I2C3_DATA"),
|
|
|
|
PINCTRL_PIN(85, "SIO_I2C3_CLK"),
|
|
|
|
PINCTRL_PIN(86, "SIO_I2C4_DATA"),
|
|
|
|
PINCTRL_PIN(87, "SIO_I2C4_CLK"),
|
|
|
|
PINCTRL_PIN(88, "SIO_I2C5_DATA"),
|
|
|
|
PINCTRL_PIN(89, "SIO_I2C5_CLK"),
|
|
|
|
PINCTRL_PIN(90, "SIO_I2C6_DATA"),
|
|
|
|
PINCTRL_PIN(91, "SIO_I2C6_CLK"),
|
|
|
|
PINCTRL_PIN(92, "GPIO_S0_SC92"),
|
|
|
|
PINCTRL_PIN(93, "GPIO_S0_SC93"),
|
|
|
|
PINCTRL_PIN(94, "SIO_PWM0"),
|
|
|
|
PINCTRL_PIN(95, "SIO_PWM1"),
|
|
|
|
PINCTRL_PIN(96, "PMC_PLT_CLK0"),
|
|
|
|
PINCTRL_PIN(97, "PMC_PLT_CLK1"),
|
|
|
|
PINCTRL_PIN(98, "PMC_PLT_CLK2"),
|
|
|
|
PINCTRL_PIN(99, "PMC_PLT_CLK3"),
|
|
|
|
PINCTRL_PIN(100, "PMC_PLT_CLK4"),
|
|
|
|
PINCTRL_PIN(101, "PMC_PLT_CLK5"),
|
|
|
|
};
|
2013-06-18 19:33:02 +08:00
|
|
|
|
pinctrl: baytrail: Add pin control data structures
In order to implement pin control for Baytrail, we need data
structures in which to store and pass along pin, group, function,
community and SOC data information.
Baytrail has 3 GPIO controllers. Add SCORE, NCORE and SUS
controller data:
- pins (for all controllers),
- pad map for pins (for all controllers; we need this since pads
are not ordered),
- groups (for SCORE and SUS controllers),
- functions (for SCORE and SUS controllers),
- communities (for all controllers),
- soc specific data gathering all of the above and the ACPI UID
(for all controllers)
This information is useful for pin control functionality.
NCORE data is lighter than the other two controllers' due to
lack of pin documentation in the public datasheet.
Datasheet:
http://www.intel.com/content/www/us/en/embedded/products/bay-trail/atom-e3800-family-datasheet.html
Signed-off-by: Cristina Ciocan <cristina.ciocan@intel.com>
Acked-by: Mika Westerberg <mika.westerberg@linux.intel.com>
Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
2016-04-01 19:00:02 +08:00
|
|
|
static const unsigned int byt_score_pins_map[BYT_NGPIO_SCORE] = {
|
|
|
|
85, 89, 93, 96, 99, 102, 98, 101, 34, 37,
|
|
|
|
36, 38, 39, 35, 40, 84, 62, 61, 64, 59,
|
|
|
|
54, 56, 60, 55, 63, 57, 51, 50, 53, 47,
|
|
|
|
52, 49, 48, 43, 46, 41, 45, 42, 58, 44,
|
|
|
|
95, 105, 70, 68, 67, 66, 69, 71, 65, 72,
|
|
|
|
86, 90, 88, 92, 103, 77, 79, 83, 78, 81,
|
|
|
|
80, 82, 13, 12, 15, 14, 17, 18, 19, 16,
|
|
|
|
2, 1, 0, 4, 6, 7, 9, 8, 33, 32,
|
|
|
|
31, 30, 29, 27, 25, 28, 26, 23, 21, 20,
|
|
|
|
24, 22, 5, 3, 10, 11, 106, 87, 91, 104,
|
|
|
|
97, 100,
|
|
|
|
};
|
|
|
|
|
|
|
|
/* SCORE groups */
|
|
|
|
static const unsigned int byt_score_uart1_pins[] = { 70, 71, 72, 73 };
|
|
|
|
static const unsigned int byt_score_uart2_pins[] = { 74, 75, 76, 77 };
|
|
|
|
static const struct byt_simple_func_mux byt_score_uart_mux[] = {
|
|
|
|
SIMPLE_FUNC("uart", 1),
|
|
|
|
};
|
|
|
|
|
|
|
|
static const unsigned int byt_score_pwm0_pins[] = { 94 };
|
|
|
|
static const unsigned int byt_score_pwm1_pins[] = { 95 };
|
|
|
|
static const struct byt_simple_func_mux byt_score_pwm_mux[] = {
|
|
|
|
SIMPLE_FUNC("pwm", 1),
|
|
|
|
};
|
|
|
|
|
|
|
|
static const unsigned int byt_score_sio_spi_pins[] = { 66, 67, 68, 69 };
|
|
|
|
static const struct byt_simple_func_mux byt_score_spi_mux[] = {
|
|
|
|
SIMPLE_FUNC("spi", 1),
|
|
|
|
};
|
|
|
|
|
|
|
|
static const unsigned int byt_score_i2c5_pins[] = { 88, 89 };
|
|
|
|
static const unsigned int byt_score_i2c6_pins[] = { 90, 91 };
|
|
|
|
static const unsigned int byt_score_i2c4_pins[] = { 86, 87 };
|
|
|
|
static const unsigned int byt_score_i2c3_pins[] = { 84, 85 };
|
|
|
|
static const unsigned int byt_score_i2c2_pins[] = { 82, 83 };
|
|
|
|
static const unsigned int byt_score_i2c1_pins[] = { 80, 81 };
|
|
|
|
static const unsigned int byt_score_i2c0_pins[] = { 78, 79 };
|
|
|
|
static const struct byt_simple_func_mux byt_score_i2c_mux[] = {
|
|
|
|
SIMPLE_FUNC("i2c", 1),
|
|
|
|
};
|
|
|
|
|
|
|
|
static const unsigned int byt_score_ssp0_pins[] = { 8, 9, 10, 11 };
|
|
|
|
static const unsigned int byt_score_ssp1_pins[] = { 12, 13, 14, 15 };
|
|
|
|
static const unsigned int byt_score_ssp2_pins[] = { 62, 63, 64, 65 };
|
|
|
|
static const struct byt_simple_func_mux byt_score_ssp_mux[] = {
|
|
|
|
SIMPLE_FUNC("ssp", 1),
|
|
|
|
};
|
|
|
|
|
|
|
|
static const unsigned int byt_score_sdcard_pins[] = {
|
|
|
|
7, 33, 34, 35, 36, 37, 38, 39, 40, 41,
|
|
|
|
};
|
|
|
|
static const unsigned short byt_score_sdcard_mux_values[] = {
|
|
|
|
2, 1, 1, 1, 1, 1, 1, 1, 1, 1,
|
|
|
|
};
|
|
|
|
static const struct byt_mixed_func_mux byt_score_sdcard_mux[] = {
|
|
|
|
MIXED_FUNC("sdcard", byt_score_sdcard_mux_values),
|
|
|
|
};
|
|
|
|
|
|
|
|
static const unsigned int byt_score_sdio_pins[] = { 27, 28, 29, 30, 31, 32 };
|
|
|
|
static const struct byt_simple_func_mux byt_score_sdio_mux[] = {
|
|
|
|
SIMPLE_FUNC("sdio", 1),
|
|
|
|
};
|
|
|
|
|
|
|
|
static const unsigned int byt_score_emmc_pins[] = {
|
|
|
|
16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26,
|
|
|
|
};
|
|
|
|
static const struct byt_simple_func_mux byt_score_emmc_mux[] = {
|
|
|
|
SIMPLE_FUNC("emmc", 1),
|
|
|
|
};
|
|
|
|
|
|
|
|
static const unsigned int byt_score_ilb_lpc_pins[] = {
|
|
|
|
42, 43, 44, 45, 46, 47, 48, 49, 50,
|
|
|
|
};
|
|
|
|
static const struct byt_simple_func_mux byt_score_lpc_mux[] = {
|
|
|
|
SIMPLE_FUNC("lpc", 1),
|
|
|
|
};
|
|
|
|
|
|
|
|
static const unsigned int byt_score_sata_pins[] = { 0, 1, 2 };
|
|
|
|
static const struct byt_simple_func_mux byt_score_sata_mux[] = {
|
|
|
|
SIMPLE_FUNC("sata", 1),
|
|
|
|
};
|
|
|
|
|
|
|
|
static const unsigned int byt_score_plt_clk0_pins[] = { 96 };
|
|
|
|
static const unsigned int byt_score_plt_clk1_pins[] = { 97 };
|
|
|
|
static const unsigned int byt_score_plt_clk2_pins[] = { 98 };
|
2016-06-22 19:17:19 +08:00
|
|
|
static const unsigned int byt_score_plt_clk3_pins[] = { 99 };
|
|
|
|
static const unsigned int byt_score_plt_clk4_pins[] = { 100 };
|
|
|
|
static const unsigned int byt_score_plt_clk5_pins[] = { 101 };
|
pinctrl: baytrail: Add pin control data structures
In order to implement pin control for Baytrail, we need data
structures in which to store and pass along pin, group, function,
community and SOC data information.
Baytrail has 3 GPIO controllers. Add SCORE, NCORE and SUS
controller data:
- pins (for all controllers),
- pad map for pins (for all controllers; we need this since pads
are not ordered),
- groups (for SCORE and SUS controllers),
- functions (for SCORE and SUS controllers),
- communities (for all controllers),
- soc specific data gathering all of the above and the ACPI UID
(for all controllers)
This information is useful for pin control functionality.
NCORE data is lighter than the other two controllers' due to
lack of pin documentation in the public datasheet.
Datasheet:
http://www.intel.com/content/www/us/en/embedded/products/bay-trail/atom-e3800-family-datasheet.html
Signed-off-by: Cristina Ciocan <cristina.ciocan@intel.com>
Acked-by: Mika Westerberg <mika.westerberg@linux.intel.com>
Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
2016-04-01 19:00:02 +08:00
|
|
|
static const struct byt_simple_func_mux byt_score_plt_clk_mux[] = {
|
|
|
|
SIMPLE_FUNC("plt_clk", 1),
|
2013-06-18 19:33:02 +08:00
|
|
|
};
|
|
|
|
|
pinctrl: baytrail: Add pin control data structures
In order to implement pin control for Baytrail, we need data
structures in which to store and pass along pin, group, function,
community and SOC data information.
Baytrail has 3 GPIO controllers. Add SCORE, NCORE and SUS
controller data:
- pins (for all controllers),
- pad map for pins (for all controllers; we need this since pads
are not ordered),
- groups (for SCORE and SUS controllers),
- functions (for SCORE and SUS controllers),
- communities (for all controllers),
- soc specific data gathering all of the above and the ACPI UID
(for all controllers)
This information is useful for pin control functionality.
NCORE data is lighter than the other two controllers' due to
lack of pin documentation in the public datasheet.
Datasheet:
http://www.intel.com/content/www/us/en/embedded/products/bay-trail/atom-e3800-family-datasheet.html
Signed-off-by: Cristina Ciocan <cristina.ciocan@intel.com>
Acked-by: Mika Westerberg <mika.westerberg@linux.intel.com>
Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
2016-04-01 19:00:02 +08:00
|
|
|
static const unsigned int byt_score_smbus_pins[] = { 51, 52, 53 };
|
|
|
|
static const struct byt_simple_func_mux byt_score_smbus_mux[] = {
|
|
|
|
SIMPLE_FUNC("smbus", 1),
|
|
|
|
};
|
|
|
|
|
|
|
|
static const struct byt_pingroup byt_score_groups[] = {
|
|
|
|
PIN_GROUP_SIMPLE("uart1_grp",
|
|
|
|
byt_score_uart1_pins, byt_score_uart_mux),
|
|
|
|
PIN_GROUP_SIMPLE("uart2_grp",
|
|
|
|
byt_score_uart2_pins, byt_score_uart_mux),
|
|
|
|
PIN_GROUP_SIMPLE("pwm0_grp",
|
|
|
|
byt_score_pwm0_pins, byt_score_pwm_mux),
|
|
|
|
PIN_GROUP_SIMPLE("pwm1_grp",
|
|
|
|
byt_score_pwm1_pins, byt_score_pwm_mux),
|
|
|
|
PIN_GROUP_SIMPLE("ssp2_grp",
|
|
|
|
byt_score_ssp2_pins, byt_score_pwm_mux),
|
|
|
|
PIN_GROUP_SIMPLE("sio_spi_grp",
|
|
|
|
byt_score_sio_spi_pins, byt_score_spi_mux),
|
|
|
|
PIN_GROUP_SIMPLE("i2c5_grp",
|
|
|
|
byt_score_i2c5_pins, byt_score_i2c_mux),
|
|
|
|
PIN_GROUP_SIMPLE("i2c6_grp",
|
|
|
|
byt_score_i2c6_pins, byt_score_i2c_mux),
|
|
|
|
PIN_GROUP_SIMPLE("i2c4_grp",
|
|
|
|
byt_score_i2c4_pins, byt_score_i2c_mux),
|
|
|
|
PIN_GROUP_SIMPLE("i2c3_grp",
|
|
|
|
byt_score_i2c3_pins, byt_score_i2c_mux),
|
|
|
|
PIN_GROUP_SIMPLE("i2c2_grp",
|
|
|
|
byt_score_i2c2_pins, byt_score_i2c_mux),
|
|
|
|
PIN_GROUP_SIMPLE("i2c1_grp",
|
|
|
|
byt_score_i2c1_pins, byt_score_i2c_mux),
|
|
|
|
PIN_GROUP_SIMPLE("i2c0_grp",
|
|
|
|
byt_score_i2c0_pins, byt_score_i2c_mux),
|
|
|
|
PIN_GROUP_SIMPLE("ssp0_grp",
|
|
|
|
byt_score_ssp0_pins, byt_score_ssp_mux),
|
|
|
|
PIN_GROUP_SIMPLE("ssp1_grp",
|
|
|
|
byt_score_ssp1_pins, byt_score_ssp_mux),
|
|
|
|
PIN_GROUP_MIXED("sdcard_grp",
|
|
|
|
byt_score_sdcard_pins, byt_score_sdcard_mux),
|
|
|
|
PIN_GROUP_SIMPLE("sdio_grp",
|
|
|
|
byt_score_sdio_pins, byt_score_sdio_mux),
|
|
|
|
PIN_GROUP_SIMPLE("emmc_grp",
|
|
|
|
byt_score_emmc_pins, byt_score_emmc_mux),
|
|
|
|
PIN_GROUP_SIMPLE("lpc_grp",
|
|
|
|
byt_score_ilb_lpc_pins, byt_score_lpc_mux),
|
|
|
|
PIN_GROUP_SIMPLE("sata_grp",
|
|
|
|
byt_score_sata_pins, byt_score_sata_mux),
|
|
|
|
PIN_GROUP_SIMPLE("plt_clk0_grp",
|
|
|
|
byt_score_plt_clk0_pins, byt_score_plt_clk_mux),
|
|
|
|
PIN_GROUP_SIMPLE("plt_clk1_grp",
|
|
|
|
byt_score_plt_clk1_pins, byt_score_plt_clk_mux),
|
|
|
|
PIN_GROUP_SIMPLE("plt_clk2_grp",
|
|
|
|
byt_score_plt_clk2_pins, byt_score_plt_clk_mux),
|
|
|
|
PIN_GROUP_SIMPLE("plt_clk3_grp",
|
|
|
|
byt_score_plt_clk3_pins, byt_score_plt_clk_mux),
|
|
|
|
PIN_GROUP_SIMPLE("plt_clk4_grp",
|
|
|
|
byt_score_plt_clk4_pins, byt_score_plt_clk_mux),
|
|
|
|
PIN_GROUP_SIMPLE("plt_clk5_grp",
|
|
|
|
byt_score_plt_clk5_pins, byt_score_plt_clk_mux),
|
|
|
|
PIN_GROUP_SIMPLE("smbus_grp",
|
|
|
|
byt_score_smbus_pins, byt_score_smbus_mux),
|
|
|
|
};
|
|
|
|
|
|
|
|
static const char * const byt_score_uart_groups[] = {
|
|
|
|
"uart1_grp", "uart2_grp",
|
|
|
|
};
|
|
|
|
static const char * const byt_score_pwm_groups[] = {
|
|
|
|
"pwm0_grp", "pwm1_grp",
|
|
|
|
};
|
|
|
|
static const char * const byt_score_ssp_groups[] = {
|
|
|
|
"ssp0_grp", "ssp1_grp", "ssp2_grp",
|
|
|
|
};
|
|
|
|
static const char * const byt_score_spi_groups[] = { "sio_spi_grp" };
|
|
|
|
static const char * const byt_score_i2c_groups[] = {
|
|
|
|
"i2c0_grp", "i2c1_grp", "i2c2_grp", "i2c3_grp", "i2c4_grp", "i2c5_grp",
|
|
|
|
"i2c6_grp",
|
|
|
|
};
|
|
|
|
static const char * const byt_score_sdcard_groups[] = { "sdcard_grp" };
|
|
|
|
static const char * const byt_score_sdio_groups[] = { "sdio_grp" };
|
|
|
|
static const char * const byt_score_emmc_groups[] = { "emmc_grp" };
|
|
|
|
static const char * const byt_score_lpc_groups[] = { "lpc_grp" };
|
|
|
|
static const char * const byt_score_sata_groups[] = { "sata_grp" };
|
|
|
|
static const char * const byt_score_plt_clk_groups[] = {
|
|
|
|
"plt_clk0_grp", "plt_clk1_grp", "plt_clk2_grp", "plt_clk3_grp",
|
|
|
|
"plt_clk4_grp", "plt_clk5_grp",
|
|
|
|
};
|
|
|
|
static const char * const byt_score_smbus_groups[] = { "smbus_grp" };
|
|
|
|
static const char * const byt_score_gpio_groups[] = {
|
|
|
|
"uart1_grp", "uart2_grp", "pwm0_grp", "pwm1_grp", "ssp0_grp",
|
|
|
|
"ssp1_grp", "ssp2_grp", "sio_spi_grp", "i2c0_grp", "i2c1_grp",
|
|
|
|
"i2c2_grp", "i2c3_grp", "i2c4_grp", "i2c5_grp", "i2c6_grp",
|
|
|
|
"sdcard_grp", "sdio_grp", "emmc_grp", "lpc_grp", "sata_grp",
|
|
|
|
"plt_clk0_grp", "plt_clk1_grp", "plt_clk2_grp", "plt_clk3_grp",
|
|
|
|
"plt_clk4_grp", "plt_clk5_grp", "smbus_grp",
|
|
|
|
|
|
|
|
};
|
|
|
|
|
|
|
|
static const struct byt_function byt_score_functions[] = {
|
|
|
|
FUNCTION("uart", byt_score_uart_groups),
|
|
|
|
FUNCTION("pwm", byt_score_pwm_groups),
|
|
|
|
FUNCTION("ssp", byt_score_ssp_groups),
|
|
|
|
FUNCTION("spi", byt_score_spi_groups),
|
|
|
|
FUNCTION("i2c", byt_score_i2c_groups),
|
|
|
|
FUNCTION("sdcard", byt_score_sdcard_groups),
|
|
|
|
FUNCTION("sdio", byt_score_sdio_groups),
|
|
|
|
FUNCTION("emmc", byt_score_emmc_groups),
|
|
|
|
FUNCTION("lpc", byt_score_lpc_groups),
|
|
|
|
FUNCTION("sata", byt_score_sata_groups),
|
|
|
|
FUNCTION("plt_clk", byt_score_plt_clk_groups),
|
|
|
|
FUNCTION("smbus", byt_score_smbus_groups),
|
|
|
|
FUNCTION("gpio", byt_score_gpio_groups),
|
|
|
|
};
|
|
|
|
|
|
|
|
static const struct byt_community byt_score_communities[] = {
|
|
|
|
COMMUNITY(0, BYT_NGPIO_SCORE, byt_score_pins_map),
|
|
|
|
};
|
|
|
|
|
|
|
|
static const struct byt_pinctrl_soc_data byt_score_soc_data = {
|
|
|
|
.uid = BYT_SCORE_ACPI_UID,
|
|
|
|
.pins = byt_score_pins,
|
|
|
|
.npins = ARRAY_SIZE(byt_score_pins),
|
|
|
|
.groups = byt_score_groups,
|
|
|
|
.ngroups = ARRAY_SIZE(byt_score_groups),
|
|
|
|
.functions = byt_score_functions,
|
|
|
|
.nfunctions = ARRAY_SIZE(byt_score_functions),
|
|
|
|
.communities = byt_score_communities,
|
|
|
|
.ncommunities = ARRAY_SIZE(byt_score_communities),
|
|
|
|
};
|
|
|
|
|
|
|
|
/* SUS pins, aka GPIOS_<pin_no> or GPIO_S5[<pin_no>] */
|
|
|
|
static const struct pinctrl_pin_desc byt_sus_pins[] = {
|
|
|
|
PINCTRL_PIN(0, "GPIO_S50"),
|
|
|
|
PINCTRL_PIN(1, "GPIO_S51"),
|
|
|
|
PINCTRL_PIN(2, "GPIO_S52"),
|
|
|
|
PINCTRL_PIN(3, "GPIO_S53"),
|
|
|
|
PINCTRL_PIN(4, "GPIO_S54"),
|
|
|
|
PINCTRL_PIN(5, "GPIO_S55"),
|
|
|
|
PINCTRL_PIN(6, "GPIO_S56"),
|
|
|
|
PINCTRL_PIN(7, "GPIO_S57"),
|
|
|
|
PINCTRL_PIN(8, "GPIO_S58"),
|
|
|
|
PINCTRL_PIN(9, "GPIO_S59"),
|
|
|
|
PINCTRL_PIN(10, "GPIO_S510"),
|
|
|
|
PINCTRL_PIN(11, "PMC_SUSPWRDNACK"),
|
|
|
|
PINCTRL_PIN(12, "PMC_SUSCLK0"),
|
|
|
|
PINCTRL_PIN(13, "GPIO_S513"),
|
|
|
|
PINCTRL_PIN(14, "USB_ULPI_RST"),
|
|
|
|
PINCTRL_PIN(15, "PMC_WAKE_PCIE0#"),
|
|
|
|
PINCTRL_PIN(16, "PMC_PWRBTN"),
|
|
|
|
PINCTRL_PIN(17, "GPIO_S517"),
|
|
|
|
PINCTRL_PIN(18, "PMC_SUS_STAT"),
|
|
|
|
PINCTRL_PIN(19, "USB_OC0"),
|
|
|
|
PINCTRL_PIN(20, "USB_OC1"),
|
|
|
|
PINCTRL_PIN(21, "PCU_SPI_CS1"),
|
|
|
|
PINCTRL_PIN(22, "GPIO_S522"),
|
|
|
|
PINCTRL_PIN(23, "GPIO_S523"),
|
|
|
|
PINCTRL_PIN(24, "GPIO_S524"),
|
|
|
|
PINCTRL_PIN(25, "GPIO_S525"),
|
|
|
|
PINCTRL_PIN(26, "GPIO_S526"),
|
|
|
|
PINCTRL_PIN(27, "GPIO_S527"),
|
|
|
|
PINCTRL_PIN(28, "GPIO_S528"),
|
|
|
|
PINCTRL_PIN(29, "GPIO_S529"),
|
|
|
|
PINCTRL_PIN(30, "GPIO_S530"),
|
|
|
|
PINCTRL_PIN(31, "USB_ULPI_CLK"),
|
|
|
|
PINCTRL_PIN(32, "USB_ULPI_DATA0"),
|
|
|
|
PINCTRL_PIN(33, "USB_ULPI_DATA1"),
|
|
|
|
PINCTRL_PIN(34, "USB_ULPI_DATA2"),
|
|
|
|
PINCTRL_PIN(35, "USB_ULPI_DATA3"),
|
|
|
|
PINCTRL_PIN(36, "USB_ULPI_DATA4"),
|
|
|
|
PINCTRL_PIN(37, "USB_ULPI_DATA5"),
|
|
|
|
PINCTRL_PIN(38, "USB_ULPI_DATA6"),
|
|
|
|
PINCTRL_PIN(39, "USB_ULPI_DATA7"),
|
|
|
|
PINCTRL_PIN(40, "USB_ULPI_DIR"),
|
|
|
|
PINCTRL_PIN(41, "USB_ULPI_NXT"),
|
|
|
|
PINCTRL_PIN(42, "USB_ULPI_STP"),
|
|
|
|
PINCTRL_PIN(43, "USB_ULPI_REFCLK"),
|
|
|
|
};
|
|
|
|
|
|
|
|
static const unsigned int byt_sus_pins_map[BYT_NGPIO_SUS] = {
|
2013-06-18 19:33:02 +08:00
|
|
|
29, 33, 30, 31, 32, 34, 36, 35, 38, 37,
|
|
|
|
18, 7, 11, 20, 17, 1, 8, 10, 19, 12,
|
|
|
|
0, 2, 23, 39, 28, 27, 22, 21, 24, 25,
|
|
|
|
26, 51, 56, 54, 49, 55, 48, 57, 50, 58,
|
|
|
|
52, 53, 59, 40,
|
|
|
|
};
|
|
|
|
|
pinctrl: baytrail: Add pin control data structures
In order to implement pin control for Baytrail, we need data
structures in which to store and pass along pin, group, function,
community and SOC data information.
Baytrail has 3 GPIO controllers. Add SCORE, NCORE and SUS
controller data:
- pins (for all controllers),
- pad map for pins (for all controllers; we need this since pads
are not ordered),
- groups (for SCORE and SUS controllers),
- functions (for SCORE and SUS controllers),
- communities (for all controllers),
- soc specific data gathering all of the above and the ACPI UID
(for all controllers)
This information is useful for pin control functionality.
NCORE data is lighter than the other two controllers' due to
lack of pin documentation in the public datasheet.
Datasheet:
http://www.intel.com/content/www/us/en/embedded/products/bay-trail/atom-e3800-family-datasheet.html
Signed-off-by: Cristina Ciocan <cristina.ciocan@intel.com>
Acked-by: Mika Westerberg <mika.westerberg@linux.intel.com>
Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
2016-04-01 19:00:02 +08:00
|
|
|
static const unsigned int byt_sus_usb_over_current_pins[] = { 19, 20 };
|
|
|
|
static const struct byt_simple_func_mux byt_sus_usb_oc_mux[] = {
|
|
|
|
SIMPLE_FUNC("usb", 0),
|
|
|
|
SIMPLE_FUNC("gpio", 1),
|
|
|
|
};
|
|
|
|
|
|
|
|
static const unsigned int byt_sus_usb_ulpi_pins[] = {
|
|
|
|
14, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43,
|
|
|
|
};
|
|
|
|
static const unsigned short byt_sus_usb_ulpi_mode_values[] = {
|
|
|
|
2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,
|
|
|
|
};
|
|
|
|
static const unsigned short byt_sus_usb_ulpi_gpio_mode_values[] = {
|
|
|
|
1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
|
|
|
|
};
|
|
|
|
static const struct byt_mixed_func_mux byt_sus_usb_ulpi_mux[] = {
|
|
|
|
MIXED_FUNC("usb", byt_sus_usb_ulpi_mode_values),
|
|
|
|
MIXED_FUNC("gpio", byt_sus_usb_ulpi_gpio_mode_values),
|
|
|
|
};
|
|
|
|
|
|
|
|
static const unsigned int byt_sus_pcu_spi_pins[] = { 21 };
|
|
|
|
static const struct byt_simple_func_mux byt_sus_pcu_spi_mux[] = {
|
|
|
|
SIMPLE_FUNC("spi", 0),
|
|
|
|
SIMPLE_FUNC("gpio", 1),
|
|
|
|
};
|
|
|
|
|
|
|
|
static const struct byt_pingroup byt_sus_groups[] = {
|
|
|
|
PIN_GROUP_SIMPLE("usb_oc_grp",
|
|
|
|
byt_sus_usb_over_current_pins, byt_sus_usb_oc_mux),
|
|
|
|
PIN_GROUP_MIXED("usb_ulpi_grp",
|
|
|
|
byt_sus_usb_ulpi_pins, byt_sus_usb_ulpi_mux),
|
|
|
|
PIN_GROUP_SIMPLE("pcu_spi_grp",
|
|
|
|
byt_sus_pcu_spi_pins, byt_sus_pcu_spi_mux),
|
|
|
|
};
|
|
|
|
|
|
|
|
static const char * const byt_sus_usb_groups[] = {
|
|
|
|
"usb_oc_grp", "usb_ulpi_grp",
|
|
|
|
};
|
|
|
|
static const char * const byt_sus_spi_groups[] = { "pcu_spi_grp" };
|
|
|
|
static const char * const byt_sus_gpio_groups[] = {
|
|
|
|
"usb_oc_grp", "usb_ulpi_grp", "pcu_spi_grp",
|
|
|
|
};
|
|
|
|
|
|
|
|
static const struct byt_function byt_sus_functions[] = {
|
|
|
|
FUNCTION("usb", byt_sus_usb_groups),
|
|
|
|
FUNCTION("spi", byt_sus_spi_groups),
|
|
|
|
FUNCTION("gpio", byt_sus_gpio_groups),
|
|
|
|
};
|
|
|
|
|
|
|
|
static const struct byt_community byt_sus_communities[] = {
|
|
|
|
COMMUNITY(0, BYT_NGPIO_SUS, byt_sus_pins_map),
|
|
|
|
};
|
|
|
|
|
|
|
|
static const struct byt_pinctrl_soc_data byt_sus_soc_data = {
|
|
|
|
.uid = BYT_SUS_ACPI_UID,
|
|
|
|
.pins = byt_sus_pins,
|
|
|
|
.npins = ARRAY_SIZE(byt_sus_pins),
|
|
|
|
.groups = byt_sus_groups,
|
|
|
|
.ngroups = ARRAY_SIZE(byt_sus_groups),
|
|
|
|
.functions = byt_sus_functions,
|
|
|
|
.nfunctions = ARRAY_SIZE(byt_sus_functions),
|
|
|
|
.communities = byt_sus_communities,
|
|
|
|
.ncommunities = ARRAY_SIZE(byt_sus_communities),
|
|
|
|
};
|
|
|
|
|
|
|
|
static const struct pinctrl_pin_desc byt_ncore_pins[] = {
|
|
|
|
PINCTRL_PIN(0, "GPIO_NCORE0"),
|
|
|
|
PINCTRL_PIN(1, "GPIO_NCORE1"),
|
|
|
|
PINCTRL_PIN(2, "GPIO_NCORE2"),
|
|
|
|
PINCTRL_PIN(3, "GPIO_NCORE3"),
|
|
|
|
PINCTRL_PIN(4, "GPIO_NCORE4"),
|
|
|
|
PINCTRL_PIN(5, "GPIO_NCORE5"),
|
|
|
|
PINCTRL_PIN(6, "GPIO_NCORE6"),
|
|
|
|
PINCTRL_PIN(7, "GPIO_NCORE7"),
|
|
|
|
PINCTRL_PIN(8, "GPIO_NCORE8"),
|
|
|
|
PINCTRL_PIN(9, "GPIO_NCORE9"),
|
|
|
|
PINCTRL_PIN(10, "GPIO_NCORE10"),
|
|
|
|
PINCTRL_PIN(11, "GPIO_NCORE11"),
|
|
|
|
PINCTRL_PIN(12, "GPIO_NCORE12"),
|
|
|
|
PINCTRL_PIN(13, "GPIO_NCORE13"),
|
|
|
|
PINCTRL_PIN(14, "GPIO_NCORE14"),
|
|
|
|
PINCTRL_PIN(15, "GPIO_NCORE15"),
|
|
|
|
PINCTRL_PIN(16, "GPIO_NCORE16"),
|
|
|
|
PINCTRL_PIN(17, "GPIO_NCORE17"),
|
|
|
|
PINCTRL_PIN(18, "GPIO_NCORE18"),
|
|
|
|
PINCTRL_PIN(19, "GPIO_NCORE19"),
|
|
|
|
PINCTRL_PIN(20, "GPIO_NCORE20"),
|
|
|
|
PINCTRL_PIN(21, "GPIO_NCORE21"),
|
|
|
|
PINCTRL_PIN(22, "GPIO_NCORE22"),
|
|
|
|
PINCTRL_PIN(23, "GPIO_NCORE23"),
|
|
|
|
PINCTRL_PIN(24, "GPIO_NCORE24"),
|
|
|
|
PINCTRL_PIN(25, "GPIO_NCORE25"),
|
|
|
|
PINCTRL_PIN(26, "GPIO_NCORE26"),
|
|
|
|
PINCTRL_PIN(27, "GPIO_NCORE27"),
|
|
|
|
};
|
|
|
|
|
2018-09-26 22:50:27 +08:00
|
|
|
static const unsigned int byt_ncore_pins_map[BYT_NGPIO_NCORE] = {
|
pinctrl: baytrail: Add pin control data structures
In order to implement pin control for Baytrail, we need data
structures in which to store and pass along pin, group, function,
community and SOC data information.
Baytrail has 3 GPIO controllers. Add SCORE, NCORE and SUS
controller data:
- pins (for all controllers),
- pad map for pins (for all controllers; we need this since pads
are not ordered),
- groups (for SCORE and SUS controllers),
- functions (for SCORE and SUS controllers),
- communities (for all controllers),
- soc specific data gathering all of the above and the ACPI UID
(for all controllers)
This information is useful for pin control functionality.
NCORE data is lighter than the other two controllers' due to
lack of pin documentation in the public datasheet.
Datasheet:
http://www.intel.com/content/www/us/en/embedded/products/bay-trail/atom-e3800-family-datasheet.html
Signed-off-by: Cristina Ciocan <cristina.ciocan@intel.com>
Acked-by: Mika Westerberg <mika.westerberg@linux.intel.com>
Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
2016-04-01 19:00:02 +08:00
|
|
|
19, 18, 17, 20, 21, 22, 24, 25, 23, 16,
|
|
|
|
14, 15, 12, 26, 27, 1, 4, 8, 11, 0,
|
|
|
|
3, 6, 10, 13, 2, 5, 9, 7,
|
|
|
|
};
|
|
|
|
|
|
|
|
static const struct byt_community byt_ncore_communities[] = {
|
|
|
|
COMMUNITY(0, BYT_NGPIO_NCORE, byt_ncore_pins_map),
|
|
|
|
};
|
|
|
|
|
|
|
|
static const struct byt_pinctrl_soc_data byt_ncore_soc_data = {
|
|
|
|
.uid = BYT_NCORE_ACPI_UID,
|
|
|
|
.pins = byt_ncore_pins,
|
|
|
|
.npins = ARRAY_SIZE(byt_ncore_pins),
|
|
|
|
.communities = byt_ncore_communities,
|
|
|
|
.ncommunities = ARRAY_SIZE(byt_ncore_communities),
|
|
|
|
};
|
|
|
|
|
|
|
|
static const struct byt_pinctrl_soc_data *byt_soc_data[] = {
|
|
|
|
&byt_score_soc_data,
|
|
|
|
&byt_sus_soc_data,
|
|
|
|
&byt_ncore_soc_data,
|
|
|
|
NULL,
|
|
|
|
};
|
|
|
|
|
2016-04-01 19:00:03 +08:00
|
|
|
static struct byt_community *byt_get_community(struct byt_gpio *vg,
|
|
|
|
unsigned int pin)
|
2013-06-18 19:33:02 +08:00
|
|
|
{
|
2016-04-01 19:00:03 +08:00
|
|
|
struct byt_community *comm;
|
|
|
|
int i;
|
|
|
|
|
|
|
|
for (i = 0; i < vg->soc_data->ncommunities; i++) {
|
|
|
|
comm = vg->communities_copy + i;
|
|
|
|
if (pin < comm->pin_base + comm->npins && pin >= comm->pin_base)
|
|
|
|
return comm;
|
|
|
|
}
|
2013-06-18 19:33:02 +08:00
|
|
|
|
2016-04-01 19:00:03 +08:00
|
|
|
return NULL;
|
|
|
|
}
|
|
|
|
|
|
|
|
static void __iomem *byt_gpio_reg(struct byt_gpio *vg, unsigned int offset,
|
|
|
|
int reg)
|
|
|
|
{
|
|
|
|
struct byt_community *comm = byt_get_community(vg, offset);
|
2017-01-27 01:24:08 +08:00
|
|
|
u32 reg_offset;
|
2016-04-01 19:00:03 +08:00
|
|
|
|
|
|
|
if (!comm)
|
|
|
|
return NULL;
|
|
|
|
|
|
|
|
offset -= comm->pin_base;
|
2017-01-27 01:24:08 +08:00
|
|
|
switch (reg) {
|
|
|
|
case BYT_INT_STAT_REG:
|
2013-06-18 19:33:02 +08:00
|
|
|
reg_offset = (offset / 32) * 4;
|
2017-01-27 01:24:08 +08:00
|
|
|
break;
|
|
|
|
case BYT_DEBOUNCE_REG:
|
|
|
|
reg_offset = 0;
|
|
|
|
break;
|
|
|
|
default:
|
2016-04-01 19:00:03 +08:00
|
|
|
reg_offset = comm->pad_map[offset] * 16;
|
2017-01-27 01:24:08 +08:00
|
|
|
break;
|
|
|
|
}
|
2016-04-01 19:00:03 +08:00
|
|
|
|
|
|
|
return comm->reg_base + reg_offset + reg;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int byt_get_groups_count(struct pinctrl_dev *pctldev)
|
|
|
|
{
|
|
|
|
struct byt_gpio *vg = pinctrl_dev_get_drvdata(pctldev);
|
|
|
|
|
|
|
|
return vg->soc_data->ngroups;
|
|
|
|
}
|
|
|
|
|
|
|
|
static const char *byt_get_group_name(struct pinctrl_dev *pctldev,
|
|
|
|
unsigned int selector)
|
|
|
|
{
|
|
|
|
struct byt_gpio *vg = pinctrl_dev_get_drvdata(pctldev);
|
|
|
|
|
|
|
|
return vg->soc_data->groups[selector].name;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int byt_get_group_pins(struct pinctrl_dev *pctldev,
|
|
|
|
unsigned int selector,
|
|
|
|
const unsigned int **pins,
|
|
|
|
unsigned int *num_pins)
|
|
|
|
{
|
|
|
|
struct byt_gpio *vg = pinctrl_dev_get_drvdata(pctldev);
|
|
|
|
|
|
|
|
*pins = vg->soc_data->groups[selector].pins;
|
|
|
|
*num_pins = vg->soc_data->groups[selector].npins;
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static const struct pinctrl_ops byt_pinctrl_ops = {
|
|
|
|
.get_groups_count = byt_get_groups_count,
|
|
|
|
.get_group_name = byt_get_group_name,
|
|
|
|
.get_group_pins = byt_get_group_pins,
|
|
|
|
};
|
|
|
|
|
|
|
|
static int byt_get_functions_count(struct pinctrl_dev *pctldev)
|
|
|
|
{
|
|
|
|
struct byt_gpio *vg = pinctrl_dev_get_drvdata(pctldev);
|
|
|
|
|
|
|
|
return vg->soc_data->nfunctions;
|
|
|
|
}
|
|
|
|
|
|
|
|
static const char *byt_get_function_name(struct pinctrl_dev *pctldev,
|
|
|
|
unsigned int selector)
|
|
|
|
{
|
|
|
|
struct byt_gpio *vg = pinctrl_dev_get_drvdata(pctldev);
|
|
|
|
|
|
|
|
return vg->soc_data->functions[selector].name;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int byt_get_function_groups(struct pinctrl_dev *pctldev,
|
|
|
|
unsigned int selector,
|
|
|
|
const char * const **groups,
|
|
|
|
unsigned int *num_groups)
|
|
|
|
{
|
|
|
|
struct byt_gpio *vg = pinctrl_dev_get_drvdata(pctldev);
|
|
|
|
|
|
|
|
*groups = vg->soc_data->functions[selector].groups;
|
|
|
|
*num_groups = vg->soc_data->functions[selector].ngroups;
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int byt_get_group_simple_mux(const struct byt_pingroup group,
|
|
|
|
const char *func_name,
|
|
|
|
unsigned short *func)
|
|
|
|
{
|
|
|
|
int i;
|
|
|
|
|
|
|
|
for (i = 0; i < group.nfuncs; i++) {
|
|
|
|
if (!strcmp(group.simple_funcs[i].name, func_name)) {
|
|
|
|
*func = group.simple_funcs[i].func;
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
return 1;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int byt_get_group_mixed_mux(const struct byt_pingroup group,
|
|
|
|
const char *func_name,
|
|
|
|
const unsigned short **func)
|
|
|
|
{
|
|
|
|
int i;
|
|
|
|
|
|
|
|
for (i = 0; i < group.nfuncs; i++) {
|
|
|
|
if (!strcmp(group.mixed_funcs[i].name, func_name)) {
|
|
|
|
*func = group.mixed_funcs[i].func_values;
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
}
|
2013-06-18 19:33:02 +08:00
|
|
|
|
2016-04-01 19:00:03 +08:00
|
|
|
return 1;
|
2013-06-18 19:33:02 +08:00
|
|
|
}
|
|
|
|
|
2016-04-01 19:00:03 +08:00
|
|
|
static void byt_set_group_simple_mux(struct byt_gpio *vg,
|
|
|
|
const struct byt_pingroup group,
|
|
|
|
unsigned short func)
|
2015-02-23 20:53:11 +08:00
|
|
|
{
|
|
|
|
unsigned long flags;
|
2016-04-01 19:00:03 +08:00
|
|
|
int i;
|
2015-02-23 20:53:11 +08:00
|
|
|
|
2015-08-17 21:03:17 +08:00
|
|
|
raw_spin_lock_irqsave(&vg->lock, flags);
|
2016-04-01 19:00:03 +08:00
|
|
|
|
|
|
|
for (i = 0; i < group.npins; i++) {
|
|
|
|
void __iomem *padcfg0;
|
|
|
|
u32 value;
|
|
|
|
|
|
|
|
padcfg0 = byt_gpio_reg(vg, group.pins[i], BYT_CONF0_REG);
|
|
|
|
if (!padcfg0) {
|
|
|
|
dev_warn(&vg->pdev->dev,
|
|
|
|
"Group %s, pin %i not muxed (no padcfg0)\n",
|
|
|
|
group.name, i);
|
|
|
|
continue;
|
|
|
|
}
|
|
|
|
|
|
|
|
value = readl(padcfg0);
|
|
|
|
value &= ~BYT_PIN_MUX;
|
|
|
|
value |= func;
|
|
|
|
writel(value, padcfg0);
|
|
|
|
}
|
|
|
|
|
2015-08-17 21:03:17 +08:00
|
|
|
raw_spin_unlock_irqrestore(&vg->lock, flags);
|
2015-02-23 20:53:11 +08:00
|
|
|
}
|
|
|
|
|
2016-04-01 19:00:03 +08:00
|
|
|
static void byt_set_group_mixed_mux(struct byt_gpio *vg,
|
|
|
|
const struct byt_pingroup group,
|
|
|
|
const unsigned short *func)
|
|
|
|
{
|
|
|
|
unsigned long flags;
|
|
|
|
int i;
|
|
|
|
|
|
|
|
raw_spin_lock_irqsave(&vg->lock, flags);
|
|
|
|
|
|
|
|
for (i = 0; i < group.npins; i++) {
|
|
|
|
void __iomem *padcfg0;
|
|
|
|
u32 value;
|
|
|
|
|
|
|
|
padcfg0 = byt_gpio_reg(vg, group.pins[i], BYT_CONF0_REG);
|
|
|
|
if (!padcfg0) {
|
|
|
|
dev_warn(&vg->pdev->dev,
|
|
|
|
"Group %s, pin %i not muxed (no padcfg0)\n",
|
|
|
|
group.name, i);
|
|
|
|
continue;
|
|
|
|
}
|
|
|
|
|
|
|
|
value = readl(padcfg0);
|
|
|
|
value &= ~BYT_PIN_MUX;
|
|
|
|
value |= func[i];
|
|
|
|
writel(value, padcfg0);
|
|
|
|
}
|
|
|
|
|
|
|
|
raw_spin_unlock_irqrestore(&vg->lock, flags);
|
|
|
|
}
|
|
|
|
|
|
|
|
static int byt_set_mux(struct pinctrl_dev *pctldev, unsigned int func_selector,
|
|
|
|
unsigned int group_selector)
|
|
|
|
{
|
|
|
|
struct byt_gpio *vg = pinctrl_dev_get_drvdata(pctldev);
|
|
|
|
const struct byt_function func = vg->soc_data->functions[func_selector];
|
|
|
|
const struct byt_pingroup group = vg->soc_data->groups[group_selector];
|
|
|
|
const unsigned short *mixed_func;
|
|
|
|
unsigned short simple_func;
|
|
|
|
int ret = 1;
|
|
|
|
|
|
|
|
if (group.has_simple_funcs)
|
|
|
|
ret = byt_get_group_simple_mux(group, func.name, &simple_func);
|
|
|
|
else
|
|
|
|
ret = byt_get_group_mixed_mux(group, func.name, &mixed_func);
|
|
|
|
|
|
|
|
if (ret)
|
|
|
|
byt_set_group_simple_mux(vg, group, BYT_DEFAULT_GPIO_MUX);
|
|
|
|
else if (group.has_simple_funcs)
|
|
|
|
byt_set_group_simple_mux(vg, group, simple_func);
|
|
|
|
else
|
|
|
|
byt_set_group_mixed_mux(vg, group, mixed_func);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2018-09-26 22:50:27 +08:00
|
|
|
static u32 byt_get_gpio_mux(struct byt_gpio *vg, unsigned int offset)
|
2014-03-06 21:59:49 +08:00
|
|
|
{
|
|
|
|
/* SCORE pin 92-93 */
|
2016-04-01 19:00:03 +08:00
|
|
|
if (!strcmp(vg->soc_data->uid, BYT_SCORE_ACPI_UID) &&
|
|
|
|
offset >= 92 && offset <= 93)
|
2015-02-23 20:53:10 +08:00
|
|
|
return 1;
|
2014-03-06 21:59:49 +08:00
|
|
|
|
|
|
|
/* SUS pin 11-21 */
|
2016-04-01 19:00:03 +08:00
|
|
|
if (!strcmp(vg->soc_data->uid, BYT_SUS_ACPI_UID) &&
|
|
|
|
offset >= 11 && offset <= 21)
|
2015-02-23 20:53:10 +08:00
|
|
|
return 1;
|
2014-03-06 21:59:49 +08:00
|
|
|
|
2015-02-23 20:53:10 +08:00
|
|
|
return 0;
|
2014-03-06 21:59:49 +08:00
|
|
|
}
|
|
|
|
|
2016-04-01 19:00:03 +08:00
|
|
|
static void byt_gpio_clear_triggering(struct byt_gpio *vg, unsigned int offset)
|
2013-06-18 19:33:02 +08:00
|
|
|
{
|
2016-04-01 19:00:03 +08:00
|
|
|
void __iomem *reg = byt_gpio_reg(vg, offset, BYT_CONF0_REG);
|
|
|
|
unsigned long flags;
|
|
|
|
u32 value;
|
|
|
|
|
|
|
|
raw_spin_lock_irqsave(&vg->lock, flags);
|
|
|
|
value = readl(reg);
|
|
|
|
value &= ~(BYT_TRIG_POS | BYT_TRIG_NEG | BYT_TRIG_LVL);
|
|
|
|
writel(value, reg);
|
|
|
|
raw_spin_unlock_irqrestore(&vg->lock, flags);
|
|
|
|
}
|
|
|
|
|
|
|
|
static int byt_gpio_request_enable(struct pinctrl_dev *pctl_dev,
|
|
|
|
struct pinctrl_gpio_range *range,
|
|
|
|
unsigned int offset)
|
|
|
|
{
|
|
|
|
struct byt_gpio *vg = pinctrl_dev_get_drvdata(pctl_dev);
|
|
|
|
void __iomem *reg = byt_gpio_reg(vg, offset, BYT_CONF0_REG);
|
2015-02-23 20:53:10 +08:00
|
|
|
u32 value, gpio_mux;
|
2015-08-04 20:03:14 +08:00
|
|
|
unsigned long flags;
|
|
|
|
|
2015-08-17 21:03:17 +08:00
|
|
|
raw_spin_lock_irqsave(&vg->lock, flags);
|
2014-03-06 21:59:49 +08:00
|
|
|
|
|
|
|
/*
|
|
|
|
* In most cases, func pin mux 000 means GPIO function.
|
|
|
|
* But, some pins may have func pin mux 001 represents
|
2015-02-23 20:53:10 +08:00
|
|
|
* GPIO function.
|
|
|
|
*
|
|
|
|
* Because there are devices out there where some pins were not
|
|
|
|
* configured correctly we allow changing the mux value from
|
|
|
|
* request (but print out warning about that).
|
2014-03-06 21:59:49 +08:00
|
|
|
*/
|
|
|
|
value = readl(reg) & BYT_PIN_MUX;
|
2015-02-23 20:53:10 +08:00
|
|
|
gpio_mux = byt_get_gpio_mux(vg, offset);
|
2017-07-12 20:31:01 +08:00
|
|
|
if (gpio_mux != value) {
|
2015-02-23 20:53:10 +08:00
|
|
|
value = readl(reg) & ~BYT_PIN_MUX;
|
|
|
|
value |= gpio_mux;
|
|
|
|
writel(value, reg);
|
|
|
|
|
2017-07-12 20:31:01 +08:00
|
|
|
dev_warn(&vg->pdev->dev, FW_BUG
|
2015-02-23 20:53:10 +08:00
|
|
|
"pin %u forcibly re-configured as GPIO\n", offset);
|
2014-03-06 21:59:49 +08:00
|
|
|
}
|
2013-06-18 19:33:02 +08:00
|
|
|
|
2015-08-17 21:03:17 +08:00
|
|
|
raw_spin_unlock_irqrestore(&vg->lock, flags);
|
2015-08-04 20:03:14 +08:00
|
|
|
|
2013-06-18 19:33:02 +08:00
|
|
|
pm_runtime_get(&vg->pdev->dev);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2016-04-01 19:00:03 +08:00
|
|
|
static void byt_gpio_disable_free(struct pinctrl_dev *pctl_dev,
|
|
|
|
struct pinctrl_gpio_range *range,
|
|
|
|
unsigned int offset)
|
|
|
|
{
|
|
|
|
struct byt_gpio *vg = pinctrl_dev_get_drvdata(pctl_dev);
|
|
|
|
|
|
|
|
byt_gpio_clear_triggering(vg, offset);
|
|
|
|
pm_runtime_put(&vg->pdev->dev);
|
|
|
|
}
|
|
|
|
|
|
|
|
static int byt_gpio_set_direction(struct pinctrl_dev *pctl_dev,
|
|
|
|
struct pinctrl_gpio_range *range,
|
|
|
|
unsigned int offset,
|
|
|
|
bool input)
|
|
|
|
{
|
|
|
|
struct byt_gpio *vg = pinctrl_dev_get_drvdata(pctl_dev);
|
|
|
|
void __iomem *val_reg = byt_gpio_reg(vg, offset, BYT_VAL_REG);
|
|
|
|
void __iomem *conf_reg = byt_gpio_reg(vg, offset, BYT_CONF0_REG);
|
|
|
|
unsigned long flags;
|
|
|
|
u32 value;
|
|
|
|
|
|
|
|
raw_spin_lock_irqsave(&vg->lock, flags);
|
|
|
|
|
|
|
|
value = readl(val_reg);
|
|
|
|
value &= ~BYT_DIR_MASK;
|
|
|
|
if (input)
|
|
|
|
value |= BYT_OUTPUT_EN;
|
|
|
|
else
|
|
|
|
/*
|
|
|
|
* Before making any direction modifications, do a check if gpio
|
|
|
|
* is set for direct IRQ. On baytrail, setting GPIO to output
|
|
|
|
* does not make sense, so let's at least warn the caller before
|
|
|
|
* they shoot themselves in the foot.
|
|
|
|
*/
|
|
|
|
WARN(readl(conf_reg) & BYT_DIRECT_IRQ_EN,
|
|
|
|
"Potential Error: Setting GPIO with direct_irq_en to output");
|
|
|
|
writel(value, val_reg);
|
|
|
|
|
|
|
|
raw_spin_unlock_irqrestore(&vg->lock, flags);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static const struct pinmux_ops byt_pinmux_ops = {
|
|
|
|
.get_functions_count = byt_get_functions_count,
|
|
|
|
.get_function_name = byt_get_function_name,
|
|
|
|
.get_function_groups = byt_get_function_groups,
|
|
|
|
.set_mux = byt_set_mux,
|
|
|
|
.gpio_request_enable = byt_gpio_request_enable,
|
|
|
|
.gpio_disable_free = byt_gpio_disable_free,
|
|
|
|
.gpio_set_direction = byt_gpio_set_direction,
|
|
|
|
};
|
|
|
|
|
|
|
|
static void byt_get_pull_strength(u32 reg, u16 *strength)
|
|
|
|
{
|
|
|
|
switch (reg & BYT_PULL_STR_MASK) {
|
|
|
|
case BYT_PULL_STR_2K:
|
|
|
|
*strength = 2000;
|
|
|
|
break;
|
|
|
|
case BYT_PULL_STR_10K:
|
|
|
|
*strength = 10000;
|
|
|
|
break;
|
|
|
|
case BYT_PULL_STR_20K:
|
|
|
|
*strength = 20000;
|
|
|
|
break;
|
|
|
|
case BYT_PULL_STR_40K:
|
|
|
|
*strength = 40000;
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
static int byt_set_pull_strength(u32 *reg, u16 strength)
|
|
|
|
{
|
|
|
|
*reg &= ~BYT_PULL_STR_MASK;
|
|
|
|
|
|
|
|
switch (strength) {
|
|
|
|
case 2000:
|
|
|
|
*reg |= BYT_PULL_STR_2K;
|
|
|
|
break;
|
|
|
|
case 10000:
|
|
|
|
*reg |= BYT_PULL_STR_10K;
|
|
|
|
break;
|
|
|
|
case 20000:
|
|
|
|
*reg |= BYT_PULL_STR_20K;
|
|
|
|
break;
|
|
|
|
case 40000:
|
|
|
|
*reg |= BYT_PULL_STR_40K;
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int byt_pin_config_get(struct pinctrl_dev *pctl_dev, unsigned int offset,
|
|
|
|
unsigned long *config)
|
|
|
|
{
|
|
|
|
struct byt_gpio *vg = pinctrl_dev_get_drvdata(pctl_dev);
|
|
|
|
enum pin_config_param param = pinconf_to_config_param(*config);
|
|
|
|
void __iomem *conf_reg = byt_gpio_reg(vg, offset, BYT_CONF0_REG);
|
|
|
|
void __iomem *val_reg = byt_gpio_reg(vg, offset, BYT_VAL_REG);
|
2017-01-10 22:38:52 +08:00
|
|
|
void __iomem *db_reg = byt_gpio_reg(vg, offset, BYT_DEBOUNCE_REG);
|
2016-04-01 19:00:03 +08:00
|
|
|
unsigned long flags;
|
2016-04-01 19:00:07 +08:00
|
|
|
u32 conf, pull, val, debounce;
|
2016-04-01 19:00:03 +08:00
|
|
|
u16 arg = 0;
|
|
|
|
|
|
|
|
raw_spin_lock_irqsave(&vg->lock, flags);
|
|
|
|
conf = readl(conf_reg);
|
|
|
|
pull = conf & BYT_PULL_ASSIGN_MASK;
|
|
|
|
val = readl(val_reg);
|
|
|
|
raw_spin_unlock_irqrestore(&vg->lock, flags);
|
|
|
|
|
|
|
|
switch (param) {
|
|
|
|
case PIN_CONFIG_BIAS_DISABLE:
|
|
|
|
if (pull)
|
|
|
|
return -EINVAL;
|
|
|
|
break;
|
|
|
|
case PIN_CONFIG_BIAS_PULL_DOWN:
|
|
|
|
/* Pull assignment is only applicable in input mode */
|
|
|
|
if ((val & BYT_INPUT_EN) || pull != BYT_PULL_ASSIGN_DOWN)
|
|
|
|
return -EINVAL;
|
|
|
|
|
|
|
|
byt_get_pull_strength(conf, &arg);
|
|
|
|
|
|
|
|
break;
|
|
|
|
case PIN_CONFIG_BIAS_PULL_UP:
|
|
|
|
/* Pull assignment is only applicable in input mode */
|
|
|
|
if ((val & BYT_INPUT_EN) || pull != BYT_PULL_ASSIGN_UP)
|
|
|
|
return -EINVAL;
|
|
|
|
|
|
|
|
byt_get_pull_strength(conf, &arg);
|
|
|
|
|
2016-04-01 19:00:07 +08:00
|
|
|
break;
|
|
|
|
case PIN_CONFIG_INPUT_DEBOUNCE:
|
|
|
|
if (!(conf & BYT_DEBOUNCE_EN))
|
|
|
|
return -EINVAL;
|
|
|
|
|
|
|
|
raw_spin_lock_irqsave(&vg->lock, flags);
|
2017-01-10 22:38:52 +08:00
|
|
|
debounce = readl(db_reg);
|
2016-04-01 19:00:07 +08:00
|
|
|
raw_spin_unlock_irqrestore(&vg->lock, flags);
|
|
|
|
|
|
|
|
switch (debounce & BYT_DEBOUNCE_PULSE_MASK) {
|
|
|
|
case BYT_DEBOUNCE_PULSE_375US:
|
|
|
|
arg = 375;
|
|
|
|
break;
|
|
|
|
case BYT_DEBOUNCE_PULSE_750US:
|
|
|
|
arg = 750;
|
|
|
|
break;
|
|
|
|
case BYT_DEBOUNCE_PULSE_1500US:
|
|
|
|
arg = 1500;
|
|
|
|
break;
|
|
|
|
case BYT_DEBOUNCE_PULSE_3MS:
|
|
|
|
arg = 3000;
|
|
|
|
break;
|
|
|
|
case BYT_DEBOUNCE_PULSE_6MS:
|
|
|
|
arg = 6000;
|
|
|
|
break;
|
|
|
|
case BYT_DEBOUNCE_PULSE_12MS:
|
|
|
|
arg = 12000;
|
|
|
|
break;
|
|
|
|
case BYT_DEBOUNCE_PULSE_24MS:
|
|
|
|
arg = 24000;
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
2016-04-01 19:00:03 +08:00
|
|
|
break;
|
|
|
|
default:
|
|
|
|
return -ENOTSUPP;
|
|
|
|
}
|
|
|
|
|
|
|
|
*config = pinconf_to_config_packed(param, arg);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int byt_pin_config_set(struct pinctrl_dev *pctl_dev,
|
|
|
|
unsigned int offset,
|
|
|
|
unsigned long *configs,
|
|
|
|
unsigned int num_configs)
|
|
|
|
{
|
|
|
|
struct byt_gpio *vg = pinctrl_dev_get_drvdata(pctl_dev);
|
|
|
|
unsigned int param, arg;
|
|
|
|
void __iomem *conf_reg = byt_gpio_reg(vg, offset, BYT_CONF0_REG);
|
|
|
|
void __iomem *val_reg = byt_gpio_reg(vg, offset, BYT_VAL_REG);
|
2017-01-10 22:38:52 +08:00
|
|
|
void __iomem *db_reg = byt_gpio_reg(vg, offset, BYT_DEBOUNCE_REG);
|
2016-04-01 19:00:03 +08:00
|
|
|
unsigned long flags;
|
2016-04-01 19:00:07 +08:00
|
|
|
u32 conf, val, debounce;
|
2016-04-01 19:00:03 +08:00
|
|
|
int i, ret = 0;
|
|
|
|
|
|
|
|
raw_spin_lock_irqsave(&vg->lock, flags);
|
|
|
|
|
|
|
|
conf = readl(conf_reg);
|
|
|
|
val = readl(val_reg);
|
|
|
|
|
|
|
|
for (i = 0; i < num_configs; i++) {
|
|
|
|
param = pinconf_to_config_param(configs[i]);
|
|
|
|
arg = pinconf_to_config_argument(configs[i]);
|
|
|
|
|
|
|
|
switch (param) {
|
|
|
|
case PIN_CONFIG_BIAS_DISABLE:
|
|
|
|
conf &= ~BYT_PULL_ASSIGN_MASK;
|
|
|
|
break;
|
|
|
|
case PIN_CONFIG_BIAS_PULL_DOWN:
|
|
|
|
/* Set default strength value in case none is given */
|
|
|
|
if (arg == 1)
|
|
|
|
arg = 2000;
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Pull assignment is only applicable in input mode. If
|
|
|
|
* chip is not in input mode, set it and warn about it.
|
|
|
|
*/
|
|
|
|
if (val & BYT_INPUT_EN) {
|
|
|
|
val &= ~BYT_INPUT_EN;
|
|
|
|
writel(val, val_reg);
|
|
|
|
dev_warn(&vg->pdev->dev,
|
|
|
|
"pin %u forcibly set to input mode\n",
|
|
|
|
offset);
|
|
|
|
}
|
|
|
|
|
|
|
|
conf &= ~BYT_PULL_ASSIGN_MASK;
|
|
|
|
conf |= BYT_PULL_ASSIGN_DOWN;
|
|
|
|
ret = byt_set_pull_strength(&conf, arg);
|
|
|
|
|
|
|
|
break;
|
|
|
|
case PIN_CONFIG_BIAS_PULL_UP:
|
|
|
|
/* Set default strength value in case none is given */
|
|
|
|
if (arg == 1)
|
|
|
|
arg = 2000;
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Pull assignment is only applicable in input mode. If
|
|
|
|
* chip is not in input mode, set it and warn about it.
|
|
|
|
*/
|
|
|
|
if (val & BYT_INPUT_EN) {
|
|
|
|
val &= ~BYT_INPUT_EN;
|
|
|
|
writel(val, val_reg);
|
|
|
|
dev_warn(&vg->pdev->dev,
|
|
|
|
"pin %u forcibly set to input mode\n",
|
|
|
|
offset);
|
|
|
|
}
|
|
|
|
|
|
|
|
conf &= ~BYT_PULL_ASSIGN_MASK;
|
|
|
|
conf |= BYT_PULL_ASSIGN_UP;
|
|
|
|
ret = byt_set_pull_strength(&conf, arg);
|
|
|
|
|
2016-04-01 19:00:07 +08:00
|
|
|
break;
|
|
|
|
case PIN_CONFIG_INPUT_DEBOUNCE:
|
2017-01-10 22:38:52 +08:00
|
|
|
debounce = readl(db_reg);
|
|
|
|
debounce &= ~BYT_DEBOUNCE_PULSE_MASK;
|
2016-04-01 19:00:07 +08:00
|
|
|
|
2017-01-27 01:24:07 +08:00
|
|
|
if (arg)
|
|
|
|
conf |= BYT_DEBOUNCE_EN;
|
|
|
|
else
|
|
|
|
conf &= ~BYT_DEBOUNCE_EN;
|
|
|
|
|
2016-04-01 19:00:07 +08:00
|
|
|
switch (arg) {
|
|
|
|
case 375:
|
2017-01-10 22:38:52 +08:00
|
|
|
debounce |= BYT_DEBOUNCE_PULSE_375US;
|
2016-04-01 19:00:07 +08:00
|
|
|
break;
|
|
|
|
case 750:
|
2017-01-10 22:38:52 +08:00
|
|
|
debounce |= BYT_DEBOUNCE_PULSE_750US;
|
2016-04-01 19:00:07 +08:00
|
|
|
break;
|
|
|
|
case 1500:
|
2017-01-10 22:38:52 +08:00
|
|
|
debounce |= BYT_DEBOUNCE_PULSE_1500US;
|
2016-04-01 19:00:07 +08:00
|
|
|
break;
|
|
|
|
case 3000:
|
2017-01-10 22:38:52 +08:00
|
|
|
debounce |= BYT_DEBOUNCE_PULSE_3MS;
|
2016-04-01 19:00:07 +08:00
|
|
|
break;
|
|
|
|
case 6000:
|
2017-01-10 22:38:52 +08:00
|
|
|
debounce |= BYT_DEBOUNCE_PULSE_6MS;
|
2016-04-01 19:00:07 +08:00
|
|
|
break;
|
|
|
|
case 12000:
|
2017-01-10 22:38:52 +08:00
|
|
|
debounce |= BYT_DEBOUNCE_PULSE_12MS;
|
2016-04-01 19:00:07 +08:00
|
|
|
break;
|
|
|
|
case 24000:
|
2017-01-10 22:38:52 +08:00
|
|
|
debounce |= BYT_DEBOUNCE_PULSE_24MS;
|
2016-04-01 19:00:07 +08:00
|
|
|
break;
|
|
|
|
default:
|
2017-01-27 01:24:07 +08:00
|
|
|
if (arg)
|
|
|
|
ret = -EINVAL;
|
|
|
|
break;
|
2016-04-01 19:00:07 +08:00
|
|
|
}
|
|
|
|
|
2017-01-10 22:38:52 +08:00
|
|
|
if (!ret)
|
|
|
|
writel(debounce, db_reg);
|
2016-04-01 19:00:03 +08:00
|
|
|
break;
|
|
|
|
default:
|
|
|
|
ret = -ENOTSUPP;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (ret)
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (!ret)
|
|
|
|
writel(conf, conf_reg);
|
|
|
|
|
|
|
|
raw_spin_unlock_irqrestore(&vg->lock, flags);
|
|
|
|
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
|
|
|
static const struct pinconf_ops byt_pinconf_ops = {
|
|
|
|
.is_generic = true,
|
|
|
|
.pin_config_get = byt_pin_config_get,
|
|
|
|
.pin_config_set = byt_pin_config_set,
|
|
|
|
};
|
|
|
|
|
|
|
|
static const struct pinctrl_desc byt_pinctrl_desc = {
|
|
|
|
.pctlops = &byt_pinctrl_ops,
|
|
|
|
.pmxops = &byt_pinmux_ops,
|
|
|
|
.confops = &byt_pinconf_ops,
|
|
|
|
.owner = THIS_MODULE,
|
|
|
|
};
|
|
|
|
|
2018-09-26 22:50:27 +08:00
|
|
|
static int byt_gpio_get(struct gpio_chip *chip, unsigned int offset)
|
2013-06-18 19:33:02 +08:00
|
|
|
{
|
2015-12-08 07:03:44 +08:00
|
|
|
struct byt_gpio *vg = gpiochip_get_data(chip);
|
2016-04-01 19:00:03 +08:00
|
|
|
void __iomem *reg = byt_gpio_reg(vg, offset, BYT_VAL_REG);
|
2015-08-04 20:03:14 +08:00
|
|
|
unsigned long flags;
|
|
|
|
u32 val;
|
|
|
|
|
2015-08-17 21:03:17 +08:00
|
|
|
raw_spin_lock_irqsave(&vg->lock, flags);
|
2015-08-04 20:03:14 +08:00
|
|
|
val = readl(reg);
|
2015-08-17 21:03:17 +08:00
|
|
|
raw_spin_unlock_irqrestore(&vg->lock, flags);
|
2015-08-04 20:03:14 +08:00
|
|
|
|
2015-12-21 23:17:20 +08:00
|
|
|
return !!(val & BYT_LEVEL);
|
2013-06-18 19:33:02 +08:00
|
|
|
}
|
|
|
|
|
2018-09-26 22:50:27 +08:00
|
|
|
static void byt_gpio_set(struct gpio_chip *chip, unsigned int offset, int value)
|
2013-06-18 19:33:02 +08:00
|
|
|
{
|
2015-12-08 07:03:44 +08:00
|
|
|
struct byt_gpio *vg = gpiochip_get_data(chip);
|
2016-04-01 19:00:03 +08:00
|
|
|
void __iomem *reg = byt_gpio_reg(vg, offset, BYT_VAL_REG);
|
2013-06-18 19:33:02 +08:00
|
|
|
unsigned long flags;
|
|
|
|
u32 old_val;
|
|
|
|
|
2016-04-01 19:00:04 +08:00
|
|
|
if (!reg)
|
|
|
|
return;
|
2013-06-18 19:33:02 +08:00
|
|
|
|
2016-04-01 19:00:04 +08:00
|
|
|
raw_spin_lock_irqsave(&vg->lock, flags);
|
2013-06-18 19:33:02 +08:00
|
|
|
old_val = readl(reg);
|
|
|
|
if (value)
|
|
|
|
writel(old_val | BYT_LEVEL, reg);
|
|
|
|
else
|
|
|
|
writel(old_val & ~BYT_LEVEL, reg);
|
2015-08-17 21:03:17 +08:00
|
|
|
raw_spin_unlock_irqrestore(&vg->lock, flags);
|
2013-06-18 19:33:02 +08:00
|
|
|
}
|
|
|
|
|
2016-04-01 19:00:04 +08:00
|
|
|
static int byt_gpio_get_direction(struct gpio_chip *chip, unsigned int offset)
|
2013-06-18 19:33:02 +08:00
|
|
|
{
|
2015-12-08 07:03:44 +08:00
|
|
|
struct byt_gpio *vg = gpiochip_get_data(chip);
|
2016-04-01 19:00:03 +08:00
|
|
|
void __iomem *reg = byt_gpio_reg(vg, offset, BYT_VAL_REG);
|
2013-06-18 19:33:02 +08:00
|
|
|
unsigned long flags;
|
|
|
|
u32 value;
|
|
|
|
|
2016-04-01 19:00:04 +08:00
|
|
|
if (!reg)
|
|
|
|
return -EINVAL;
|
2013-06-18 19:33:02 +08:00
|
|
|
|
2016-04-01 19:00:04 +08:00
|
|
|
raw_spin_lock_irqsave(&vg->lock, flags);
|
|
|
|
value = readl(reg);
|
2015-08-17 21:03:17 +08:00
|
|
|
raw_spin_unlock_irqrestore(&vg->lock, flags);
|
2013-06-18 19:33:02 +08:00
|
|
|
|
2016-04-01 19:00:04 +08:00
|
|
|
if (!(value & BYT_OUTPUT_EN))
|
2018-09-13 19:58:21 +08:00
|
|
|
return 0;
|
2016-04-01 19:00:04 +08:00
|
|
|
if (!(value & BYT_INPUT_EN))
|
2018-09-13 19:58:21 +08:00
|
|
|
return 1;
|
2016-04-01 19:00:04 +08:00
|
|
|
|
|
|
|
return -EINVAL;
|
2013-06-18 19:33:02 +08:00
|
|
|
}
|
|
|
|
|
2016-04-01 19:00:04 +08:00
|
|
|
static int byt_gpio_direction_input(struct gpio_chip *chip, unsigned int offset)
|
2013-06-18 19:33:02 +08:00
|
|
|
{
|
2016-04-01 19:00:04 +08:00
|
|
|
return pinctrl_gpio_direction_input(chip->base + offset);
|
|
|
|
}
|
|
|
|
|
|
|
|
static int byt_gpio_direction_output(struct gpio_chip *chip,
|
|
|
|
unsigned int offset, int value)
|
|
|
|
{
|
|
|
|
int ret = pinctrl_gpio_direction_output(chip->base + offset);
|
2013-07-10 19:55:40 +08:00
|
|
|
|
2016-04-01 19:00:04 +08:00
|
|
|
if (ret)
|
|
|
|
return ret;
|
2013-06-18 19:33:02 +08:00
|
|
|
|
2016-04-01 19:00:04 +08:00
|
|
|
byt_gpio_set(chip, offset, value);
|
2013-06-18 19:33:02 +08:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static void byt_gpio_dbg_show(struct seq_file *s, struct gpio_chip *chip)
|
|
|
|
{
|
2015-12-08 07:03:44 +08:00
|
|
|
struct byt_gpio *vg = gpiochip_get_data(chip);
|
2013-06-18 19:33:02 +08:00
|
|
|
int i;
|
2016-04-01 19:00:04 +08:00
|
|
|
u32 conf0, val;
|
2013-06-18 19:33:02 +08:00
|
|
|
|
2016-04-01 19:00:04 +08:00
|
|
|
for (i = 0; i < vg->soc_data->npins; i++) {
|
|
|
|
const struct byt_community *comm;
|
2014-05-16 17:18:29 +08:00
|
|
|
const char *pull_str = NULL;
|
|
|
|
const char *pull = NULL;
|
2016-04-01 19:00:04 +08:00
|
|
|
void __iomem *reg;
|
2015-08-17 21:03:17 +08:00
|
|
|
unsigned long flags;
|
2013-11-22 20:01:23 +08:00
|
|
|
const char *label;
|
2016-04-01 19:00:04 +08:00
|
|
|
unsigned int pin;
|
2015-08-17 21:03:17 +08:00
|
|
|
|
|
|
|
raw_spin_lock_irqsave(&vg->lock, flags);
|
2016-04-01 19:00:04 +08:00
|
|
|
pin = vg->soc_data->pins[i].number;
|
|
|
|
reg = byt_gpio_reg(vg, pin, BYT_CONF0_REG);
|
|
|
|
if (!reg) {
|
|
|
|
seq_printf(s,
|
|
|
|
"Could not retrieve pin %i conf0 reg\n",
|
|
|
|
pin);
|
2016-04-27 16:08:35 +08:00
|
|
|
raw_spin_unlock_irqrestore(&vg->lock, flags);
|
2016-04-01 19:00:04 +08:00
|
|
|
continue;
|
|
|
|
}
|
|
|
|
conf0 = readl(reg);
|
|
|
|
|
|
|
|
reg = byt_gpio_reg(vg, pin, BYT_VAL_REG);
|
|
|
|
if (!reg) {
|
|
|
|
seq_printf(s,
|
|
|
|
"Could not retrieve pin %i val reg\n", pin);
|
2016-04-27 16:08:35 +08:00
|
|
|
raw_spin_unlock_irqrestore(&vg->lock, flags);
|
|
|
|
continue;
|
2016-04-01 19:00:04 +08:00
|
|
|
}
|
|
|
|
val = readl(reg);
|
2015-08-17 21:03:17 +08:00
|
|
|
raw_spin_unlock_irqrestore(&vg->lock, flags);
|
2013-06-18 19:33:02 +08:00
|
|
|
|
2016-04-01 19:00:04 +08:00
|
|
|
comm = byt_get_community(vg, pin);
|
|
|
|
if (!comm) {
|
|
|
|
seq_printf(s,
|
|
|
|
"Could not get community for pin %i\n", pin);
|
|
|
|
continue;
|
|
|
|
}
|
2013-11-22 20:01:23 +08:00
|
|
|
label = gpiochip_is_requested(chip, i);
|
|
|
|
if (!label)
|
|
|
|
label = "Unrequested";
|
|
|
|
|
2014-05-16 17:18:29 +08:00
|
|
|
switch (conf0 & BYT_PULL_ASSIGN_MASK) {
|
|
|
|
case BYT_PULL_ASSIGN_UP:
|
|
|
|
pull = "up";
|
|
|
|
break;
|
|
|
|
case BYT_PULL_ASSIGN_DOWN:
|
|
|
|
pull = "down";
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
switch (conf0 & BYT_PULL_STR_MASK) {
|
|
|
|
case BYT_PULL_STR_2K:
|
|
|
|
pull_str = "2k";
|
|
|
|
break;
|
|
|
|
case BYT_PULL_STR_10K:
|
|
|
|
pull_str = "10k";
|
|
|
|
break;
|
|
|
|
case BYT_PULL_STR_20K:
|
|
|
|
pull_str = "20k";
|
|
|
|
break;
|
|
|
|
case BYT_PULL_STR_40K:
|
|
|
|
pull_str = "40k";
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
2013-06-18 19:33:02 +08:00
|
|
|
seq_printf(s,
|
2014-05-16 17:18:29 +08:00
|
|
|
" gpio-%-3d (%-20.20s) %s %s %s pad-%-3d offset:0x%03x mux:%d %s%s%s",
|
2016-04-01 19:00:04 +08:00
|
|
|
pin,
|
2013-11-22 20:01:23 +08:00
|
|
|
label,
|
2013-06-18 19:33:02 +08:00
|
|
|
val & BYT_INPUT_EN ? " " : "in",
|
|
|
|
val & BYT_OUTPUT_EN ? " " : "out",
|
|
|
|
val & BYT_LEVEL ? "hi" : "lo",
|
2017-01-26 21:17:54 +08:00
|
|
|
comm->pad_map[i], comm->pad_map[i] * 16,
|
2013-06-18 19:33:02 +08:00
|
|
|
conf0 & 0x7,
|
2014-05-16 17:18:29 +08:00
|
|
|
conf0 & BYT_TRIG_NEG ? " fall" : " ",
|
|
|
|
conf0 & BYT_TRIG_POS ? " rise" : " ",
|
|
|
|
conf0 & BYT_TRIG_LVL ? " level" : " ");
|
|
|
|
|
|
|
|
if (pull && pull_str)
|
|
|
|
seq_printf(s, " %-4s %-3s", pull, pull_str);
|
|
|
|
else
|
|
|
|
seq_puts(s, " ");
|
|
|
|
|
|
|
|
if (conf0 & BYT_IODEN)
|
|
|
|
seq_puts(s, " open-drain");
|
|
|
|
|
|
|
|
seq_puts(s, "\n");
|
2013-06-18 19:33:02 +08:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2016-04-01 19:00:04 +08:00
|
|
|
static const struct gpio_chip byt_gpio_chip = {
|
|
|
|
.owner = THIS_MODULE,
|
|
|
|
.request = gpiochip_generic_request,
|
|
|
|
.free = gpiochip_generic_free,
|
|
|
|
.get_direction = byt_gpio_get_direction,
|
|
|
|
.direction_input = byt_gpio_direction_input,
|
|
|
|
.direction_output = byt_gpio_direction_output,
|
|
|
|
.get = byt_gpio_get,
|
|
|
|
.set = byt_gpio_set,
|
|
|
|
.dbg_show = byt_gpio_dbg_show,
|
|
|
|
};
|
|
|
|
|
2015-02-23 20:53:12 +08:00
|
|
|
static void byt_irq_ack(struct irq_data *d)
|
|
|
|
{
|
|
|
|
struct gpio_chip *gc = irq_data_get_irq_chip_data(d);
|
2015-12-08 07:03:44 +08:00
|
|
|
struct byt_gpio *vg = gpiochip_get_data(gc);
|
2018-09-26 22:50:27 +08:00
|
|
|
unsigned int offset = irqd_to_hwirq(d);
|
2015-02-23 20:53:12 +08:00
|
|
|
void __iomem *reg;
|
|
|
|
|
2016-04-01 19:00:03 +08:00
|
|
|
reg = byt_gpio_reg(vg, offset, BYT_INT_STAT_REG);
|
2016-04-01 19:00:05 +08:00
|
|
|
if (!reg)
|
|
|
|
return;
|
|
|
|
|
|
|
|
raw_spin_lock(&vg->lock);
|
2015-02-23 20:53:12 +08:00
|
|
|
writel(BIT(offset % 32), reg);
|
2015-08-17 21:03:17 +08:00
|
|
|
raw_spin_unlock(&vg->lock);
|
2015-02-23 20:53:12 +08:00
|
|
|
}
|
|
|
|
|
2016-04-01 19:00:05 +08:00
|
|
|
static void byt_irq_mask(struct irq_data *d)
|
|
|
|
{
|
|
|
|
struct gpio_chip *gc = irq_data_get_irq_chip_data(d);
|
|
|
|
struct byt_gpio *vg = gpiochip_get_data(gc);
|
|
|
|
|
|
|
|
byt_gpio_clear_triggering(vg, irqd_to_hwirq(d));
|
|
|
|
}
|
|
|
|
|
2013-06-18 19:33:02 +08:00
|
|
|
static void byt_irq_unmask(struct irq_data *d)
|
|
|
|
{
|
2015-02-23 20:53:12 +08:00
|
|
|
struct gpio_chip *gc = irq_data_get_irq_chip_data(d);
|
2015-12-08 07:03:44 +08:00
|
|
|
struct byt_gpio *vg = gpiochip_get_data(gc);
|
2018-09-26 22:50:27 +08:00
|
|
|
unsigned int offset = irqd_to_hwirq(d);
|
2015-02-23 20:53:12 +08:00
|
|
|
unsigned long flags;
|
|
|
|
void __iomem *reg;
|
|
|
|
u32 value;
|
|
|
|
|
2016-04-01 19:00:03 +08:00
|
|
|
reg = byt_gpio_reg(vg, offset, BYT_CONF0_REG);
|
2016-04-01 19:00:05 +08:00
|
|
|
if (!reg)
|
|
|
|
return;
|
2015-08-17 21:03:17 +08:00
|
|
|
|
|
|
|
raw_spin_lock_irqsave(&vg->lock, flags);
|
2015-02-23 20:53:12 +08:00
|
|
|
value = readl(reg);
|
|
|
|
|
|
|
|
switch (irqd_get_trigger_type(d)) {
|
|
|
|
case IRQ_TYPE_LEVEL_HIGH:
|
|
|
|
value |= BYT_TRIG_LVL;
|
2018-07-05 23:51:27 +08:00
|
|
|
/* fall through */
|
2015-02-23 20:53:12 +08:00
|
|
|
case IRQ_TYPE_EDGE_RISING:
|
|
|
|
value |= BYT_TRIG_POS;
|
|
|
|
break;
|
|
|
|
case IRQ_TYPE_LEVEL_LOW:
|
|
|
|
value |= BYT_TRIG_LVL;
|
2018-07-05 23:51:27 +08:00
|
|
|
/* fall through */
|
2015-02-23 20:53:12 +08:00
|
|
|
case IRQ_TYPE_EDGE_FALLING:
|
|
|
|
value |= BYT_TRIG_NEG;
|
|
|
|
break;
|
|
|
|
case IRQ_TYPE_EDGE_BOTH:
|
|
|
|
value |= (BYT_TRIG_NEG | BYT_TRIG_POS);
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
writel(value, reg);
|
|
|
|
|
2015-08-17 21:03:17 +08:00
|
|
|
raw_spin_unlock_irqrestore(&vg->lock, flags);
|
2013-06-18 19:33:02 +08:00
|
|
|
}
|
|
|
|
|
2016-04-01 19:00:05 +08:00
|
|
|
static int byt_irq_type(struct irq_data *d, unsigned int type)
|
2013-06-18 19:33:02 +08:00
|
|
|
{
|
2016-04-01 19:00:05 +08:00
|
|
|
struct byt_gpio *vg = gpiochip_get_data(irq_data_get_irq_chip_data(d));
|
|
|
|
u32 offset = irqd_to_hwirq(d);
|
|
|
|
u32 value;
|
|
|
|
unsigned long flags;
|
|
|
|
void __iomem *reg = byt_gpio_reg(vg, offset, BYT_CONF0_REG);
|
2015-02-23 20:53:12 +08:00
|
|
|
|
2016-04-01 19:00:05 +08:00
|
|
|
if (!reg || offset >= vg->chip.ngpio)
|
|
|
|
return -EINVAL;
|
|
|
|
|
|
|
|
raw_spin_lock_irqsave(&vg->lock, flags);
|
|
|
|
value = readl(reg);
|
|
|
|
|
|
|
|
WARN(value & BYT_DIRECT_IRQ_EN,
|
|
|
|
"Bad pad config for io mode, force direct_irq_en bit clearing");
|
|
|
|
|
|
|
|
/* For level trigges the BYT_TRIG_POS and BYT_TRIG_NEG bits
|
|
|
|
* are used to indicate high and low level triggering
|
|
|
|
*/
|
|
|
|
value &= ~(BYT_DIRECT_IRQ_EN | BYT_TRIG_POS | BYT_TRIG_NEG |
|
|
|
|
BYT_TRIG_LVL);
|
2018-01-01 20:23:57 +08:00
|
|
|
/* Enable glitch filtering */
|
|
|
|
value |= BYT_GLITCH_FILTER_EN | BYT_GLITCH_F_SLOW_CLK |
|
|
|
|
BYT_GLITCH_F_FAST_CLK;
|
2016-04-01 19:00:05 +08:00
|
|
|
|
|
|
|
writel(value, reg);
|
|
|
|
|
|
|
|
if (type & IRQ_TYPE_EDGE_BOTH)
|
|
|
|
irq_set_handler_locked(d, handle_edge_irq);
|
|
|
|
else if (type & IRQ_TYPE_LEVEL_MASK)
|
|
|
|
irq_set_handler_locked(d, handle_level_irq);
|
|
|
|
|
|
|
|
raw_spin_unlock_irqrestore(&vg->lock, flags);
|
|
|
|
|
|
|
|
return 0;
|
2013-06-18 19:33:02 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
static struct irq_chip byt_irqchip = {
|
2016-04-01 19:00:05 +08:00
|
|
|
.name = "BYT-GPIO",
|
|
|
|
.irq_ack = byt_irq_ack,
|
|
|
|
.irq_mask = byt_irq_mask,
|
|
|
|
.irq_unmask = byt_irq_unmask,
|
|
|
|
.irq_set_type = byt_irq_type,
|
|
|
|
.flags = IRQCHIP_SKIP_SET_WAKE,
|
2013-06-18 19:33:02 +08:00
|
|
|
};
|
|
|
|
|
2016-04-01 19:00:06 +08:00
|
|
|
static void byt_gpio_irq_handler(struct irq_desc *desc)
|
|
|
|
{
|
|
|
|
struct irq_data *data = irq_desc_get_irq_data(desc);
|
|
|
|
struct byt_gpio *vg = gpiochip_get_data(
|
|
|
|
irq_desc_get_handler_data(desc));
|
|
|
|
struct irq_chip *chip = irq_data_get_irq_chip(data);
|
|
|
|
u32 base, pin;
|
|
|
|
void __iomem *reg;
|
|
|
|
unsigned long pending;
|
|
|
|
unsigned int virq;
|
|
|
|
|
|
|
|
/* check from GPIO controller which pin triggered the interrupt */
|
|
|
|
for (base = 0; base < vg->chip.ngpio; base += 32) {
|
|
|
|
reg = byt_gpio_reg(vg, base, BYT_INT_STAT_REG);
|
|
|
|
|
|
|
|
if (!reg) {
|
|
|
|
dev_warn(&vg->pdev->dev,
|
|
|
|
"Pin %i: could not retrieve interrupt status register\n",
|
|
|
|
base);
|
|
|
|
continue;
|
|
|
|
}
|
|
|
|
|
2017-01-30 19:35:28 +08:00
|
|
|
raw_spin_lock(&vg->lock);
|
2016-04-01 19:00:06 +08:00
|
|
|
pending = readl(reg);
|
2017-01-30 19:35:28 +08:00
|
|
|
raw_spin_unlock(&vg->lock);
|
2016-04-01 19:00:06 +08:00
|
|
|
for_each_set_bit(pin, &pending, 32) {
|
2017-11-08 02:15:47 +08:00
|
|
|
virq = irq_find_mapping(vg->chip.irq.domain, base + pin);
|
2016-04-01 19:00:06 +08:00
|
|
|
generic_handle_irq(virq);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
chip->irq_eoi(data);
|
|
|
|
}
|
|
|
|
|
2013-06-18 19:33:02 +08:00
|
|
|
static void byt_gpio_irq_init_hw(struct byt_gpio *vg)
|
|
|
|
{
|
2017-01-11 21:49:00 +08:00
|
|
|
struct gpio_chip *gc = &vg->chip;
|
|
|
|
struct device *dev = &vg->pdev->dev;
|
2013-06-18 19:33:02 +08:00
|
|
|
void __iomem *reg;
|
|
|
|
u32 base, value;
|
2015-02-23 20:53:11 +08:00
|
|
|
int i;
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Clear interrupt triggers for all pins that are GPIOs and
|
|
|
|
* do not use direct IRQ mode. This will prevent spurious
|
|
|
|
* interrupts from misconfigured pins.
|
|
|
|
*/
|
2016-04-01 19:00:06 +08:00
|
|
|
for (i = 0; i < vg->soc_data->npins; i++) {
|
|
|
|
unsigned int pin = vg->soc_data->pins[i].number;
|
|
|
|
|
|
|
|
reg = byt_gpio_reg(vg, pin, BYT_CONF0_REG);
|
|
|
|
if (!reg) {
|
|
|
|
dev_warn(&vg->pdev->dev,
|
|
|
|
"Pin %i: could not retrieve conf0 register\n",
|
|
|
|
i);
|
|
|
|
continue;
|
|
|
|
}
|
|
|
|
|
|
|
|
value = readl(reg);
|
2017-01-11 21:49:00 +08:00
|
|
|
if (value & BYT_DIRECT_IRQ_EN) {
|
2017-11-08 02:15:52 +08:00
|
|
|
clear_bit(i, gc->irq.valid_mask);
|
2017-01-11 21:49:00 +08:00
|
|
|
dev_dbg(dev, "excluding GPIO %d from IRQ domain\n", i);
|
|
|
|
} else if ((value & BYT_PIN_MUX) == byt_get_gpio_mux(vg, i)) {
|
2015-02-23 20:53:11 +08:00
|
|
|
byt_gpio_clear_triggering(vg, i);
|
2017-01-11 21:49:00 +08:00
|
|
|
dev_dbg(dev, "disabling GPIO %d\n", i);
|
2015-02-23 20:53:11 +08:00
|
|
|
}
|
|
|
|
}
|
2013-06-18 19:33:02 +08:00
|
|
|
|
|
|
|
/* clear interrupt status trigger registers */
|
2016-04-01 19:00:06 +08:00
|
|
|
for (base = 0; base < vg->soc_data->npins; base += 32) {
|
2016-04-01 19:00:03 +08:00
|
|
|
reg = byt_gpio_reg(vg, base, BYT_INT_STAT_REG);
|
2016-04-01 19:00:06 +08:00
|
|
|
|
|
|
|
if (!reg) {
|
|
|
|
dev_warn(&vg->pdev->dev,
|
|
|
|
"Pin %i: could not retrieve irq status reg\n",
|
|
|
|
base);
|
|
|
|
continue;
|
|
|
|
}
|
|
|
|
|
2013-06-18 19:33:02 +08:00
|
|
|
writel(0xffffffff, reg);
|
|
|
|
/* make sure trigger bits are cleared, if not then a pin
|
|
|
|
might be misconfigured in bios */
|
|
|
|
value = readl(reg);
|
|
|
|
if (value)
|
|
|
|
dev_err(&vg->pdev->dev,
|
2018-08-02 18:53:18 +08:00
|
|
|
"GPIO interrupt error, pins misconfigured. INT_STAT%u: 0x%08x\n",
|
|
|
|
base / 32, value);
|
2013-06-18 19:33:02 +08:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2016-04-01 19:00:06 +08:00
|
|
|
static int byt_gpio_probe(struct byt_gpio *vg)
|
2013-06-18 19:33:02 +08:00
|
|
|
{
|
|
|
|
struct gpio_chip *gc;
|
2016-04-01 19:00:06 +08:00
|
|
|
struct resource *irq_rc;
|
2013-06-18 19:33:02 +08:00
|
|
|
int ret;
|
|
|
|
|
2016-04-01 19:00:06 +08:00
|
|
|
/* Set up gpio chip */
|
|
|
|
vg->chip = byt_gpio_chip;
|
|
|
|
gc = &vg->chip;
|
|
|
|
gc->label = dev_name(&vg->pdev->dev);
|
|
|
|
gc->base = -1;
|
|
|
|
gc->can_sleep = false;
|
|
|
|
gc->parent = &vg->pdev->dev;
|
|
|
|
gc->ngpio = vg->soc_data->npins;
|
2017-11-08 02:15:52 +08:00
|
|
|
gc->irq.need_valid_mask = true;
|
2013-06-18 19:33:02 +08:00
|
|
|
|
2015-02-23 20:53:13 +08:00
|
|
|
#ifdef CONFIG_PM_SLEEP
|
2016-04-01 19:00:06 +08:00
|
|
|
vg->saved_context = devm_kcalloc(&vg->pdev->dev, gc->ngpio,
|
2015-02-23 20:53:13 +08:00
|
|
|
sizeof(*vg->saved_context), GFP_KERNEL);
|
|
|
|
#endif
|
2017-01-11 04:11:39 +08:00
|
|
|
ret = devm_gpiochip_add_data(&vg->pdev->dev, gc, vg);
|
2014-07-25 14:54:47 +08:00
|
|
|
if (ret) {
|
2016-04-01 19:00:06 +08:00
|
|
|
dev_err(&vg->pdev->dev, "failed adding byt-gpio chip\n");
|
2014-07-25 14:54:47 +08:00
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
2016-04-01 19:00:06 +08:00
|
|
|
ret = gpiochip_add_pin_range(&vg->chip, dev_name(&vg->pdev->dev),
|
|
|
|
0, 0, vg->soc_data->npins);
|
|
|
|
if (ret) {
|
|
|
|
dev_err(&vg->pdev->dev, "failed to add GPIO pin range\n");
|
2017-01-11 04:11:39 +08:00
|
|
|
return ret;
|
2016-04-01 19:00:06 +08:00
|
|
|
}
|
|
|
|
|
2013-06-18 19:33:02 +08:00
|
|
|
/* set up interrupts */
|
2016-04-01 19:00:06 +08:00
|
|
|
irq_rc = platform_get_resource(vg->pdev, IORESOURCE_IRQ, 0);
|
2013-06-18 19:33:02 +08:00
|
|
|
if (irq_rc && irq_rc->start) {
|
|
|
|
byt_gpio_irq_init_hw(vg);
|
2014-07-25 14:54:47 +08:00
|
|
|
ret = gpiochip_irqchip_add(gc, &byt_irqchip, 0,
|
2016-11-25 19:31:16 +08:00
|
|
|
handle_bad_irq, IRQ_TYPE_NONE);
|
2014-07-25 14:54:47 +08:00
|
|
|
if (ret) {
|
2016-04-01 19:00:06 +08:00
|
|
|
dev_err(&vg->pdev->dev, "failed to add irqchip\n");
|
2017-01-11 04:11:39 +08:00
|
|
|
return ret;
|
2014-07-25 14:54:47 +08:00
|
|
|
}
|
2013-06-18 19:33:02 +08:00
|
|
|
|
2014-07-25 14:54:47 +08:00
|
|
|
gpiochip_set_chained_irqchip(gc, &byt_irqchip,
|
|
|
|
(unsigned)irq_rc->start,
|
|
|
|
byt_gpio_irq_handler);
|
2014-05-15 23:28:47 +08:00
|
|
|
}
|
|
|
|
|
2016-04-01 19:00:06 +08:00
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int byt_set_soc_data(struct byt_gpio *vg,
|
|
|
|
const struct byt_pinctrl_soc_data *soc_data)
|
|
|
|
{
|
|
|
|
int i;
|
|
|
|
|
|
|
|
vg->soc_data = soc_data;
|
|
|
|
vg->communities_copy = devm_kcalloc(&vg->pdev->dev,
|
|
|
|
soc_data->ncommunities,
|
|
|
|
sizeof(*vg->communities_copy),
|
|
|
|
GFP_KERNEL);
|
|
|
|
if (!vg->communities_copy)
|
|
|
|
return -ENOMEM;
|
|
|
|
|
|
|
|
for (i = 0; i < soc_data->ncommunities; i++) {
|
|
|
|
struct byt_community *comm = vg->communities_copy + i;
|
|
|
|
struct resource *mem_rc;
|
|
|
|
|
|
|
|
*comm = vg->soc_data->communities[i];
|
|
|
|
|
|
|
|
mem_rc = platform_get_resource(vg->pdev, IORESOURCE_MEM, 0);
|
|
|
|
comm->reg_base = devm_ioremap_resource(&vg->pdev->dev, mem_rc);
|
|
|
|
if (IS_ERR(comm->reg_base))
|
|
|
|
return PTR_ERR(comm->reg_base);
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static const struct acpi_device_id byt_gpio_acpi_match[] = {
|
|
|
|
{ "INT33B2", (kernel_ulong_t)byt_soc_data },
|
|
|
|
{ "INT33FC", (kernel_ulong_t)byt_soc_data },
|
|
|
|
{ }
|
|
|
|
};
|
|
|
|
|
|
|
|
static int byt_pinctrl_probe(struct platform_device *pdev)
|
|
|
|
{
|
|
|
|
const struct byt_pinctrl_soc_data *soc_data = NULL;
|
|
|
|
const struct byt_pinctrl_soc_data **soc_table;
|
|
|
|
struct acpi_device *acpi_dev;
|
|
|
|
struct byt_gpio *vg;
|
|
|
|
int i, ret;
|
|
|
|
|
|
|
|
acpi_dev = ACPI_COMPANION(&pdev->dev);
|
|
|
|
if (!acpi_dev)
|
|
|
|
return -ENODEV;
|
|
|
|
|
2018-08-31 00:27:39 +08:00
|
|
|
soc_table = (const struct byt_pinctrl_soc_data **)device_get_match_data(&pdev->dev);
|
2016-04-01 19:00:06 +08:00
|
|
|
|
|
|
|
for (i = 0; soc_table[i]; i++) {
|
|
|
|
if (!strcmp(acpi_dev->pnp.unique_id, soc_table[i]->uid)) {
|
|
|
|
soc_data = soc_table[i];
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
if (!soc_data)
|
|
|
|
return -ENODEV;
|
|
|
|
|
|
|
|
vg = devm_kzalloc(&pdev->dev, sizeof(*vg), GFP_KERNEL);
|
|
|
|
if (!vg)
|
|
|
|
return -ENOMEM;
|
|
|
|
|
|
|
|
vg->pdev = pdev;
|
|
|
|
ret = byt_set_soc_data(vg, soc_data);
|
|
|
|
if (ret) {
|
|
|
|
dev_err(&pdev->dev, "failed to set soc data\n");
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
|
|
|
vg->pctl_desc = byt_pinctrl_desc;
|
|
|
|
vg->pctl_desc.name = dev_name(&pdev->dev);
|
|
|
|
vg->pctl_desc.pins = vg->soc_data->pins;
|
|
|
|
vg->pctl_desc.npins = vg->soc_data->npins;
|
|
|
|
|
2017-01-11 04:11:39 +08:00
|
|
|
vg->pctl_dev = devm_pinctrl_register(&pdev->dev, &vg->pctl_desc, vg);
|
2016-04-01 19:00:06 +08:00
|
|
|
if (IS_ERR(vg->pctl_dev)) {
|
|
|
|
dev_err(&pdev->dev, "failed to register pinctrl driver\n");
|
|
|
|
return PTR_ERR(vg->pctl_dev);
|
|
|
|
}
|
|
|
|
|
2016-10-03 22:56:55 +08:00
|
|
|
raw_spin_lock_init(&vg->lock);
|
|
|
|
|
2016-04-01 19:00:06 +08:00
|
|
|
ret = byt_gpio_probe(vg);
|
2017-01-11 04:11:39 +08:00
|
|
|
if (ret)
|
2016-04-01 19:00:06 +08:00
|
|
|
return ret;
|
|
|
|
|
|
|
|
platform_set_drvdata(pdev, vg);
|
|
|
|
pm_runtime_enable(&pdev->dev);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2015-02-23 20:53:13 +08:00
|
|
|
#ifdef CONFIG_PM_SLEEP
|
|
|
|
static int byt_gpio_suspend(struct device *dev)
|
|
|
|
{
|
2018-10-22 04:00:27 +08:00
|
|
|
struct byt_gpio *vg = dev_get_drvdata(dev);
|
2015-02-23 20:53:13 +08:00
|
|
|
int i;
|
|
|
|
|
2016-04-01 19:00:06 +08:00
|
|
|
for (i = 0; i < vg->soc_data->npins; i++) {
|
2015-02-23 20:53:13 +08:00
|
|
|
void __iomem *reg;
|
|
|
|
u32 value;
|
2016-04-01 19:00:06 +08:00
|
|
|
unsigned int pin = vg->soc_data->pins[i].number;
|
2015-02-23 20:53:13 +08:00
|
|
|
|
2016-04-01 19:00:06 +08:00
|
|
|
reg = byt_gpio_reg(vg, pin, BYT_CONF0_REG);
|
|
|
|
if (!reg) {
|
|
|
|
dev_warn(&vg->pdev->dev,
|
|
|
|
"Pin %i: could not retrieve conf0 register\n",
|
|
|
|
i);
|
|
|
|
continue;
|
|
|
|
}
|
2015-02-23 20:53:13 +08:00
|
|
|
value = readl(reg) & BYT_CONF0_RESTORE_MASK;
|
|
|
|
vg->saved_context[i].conf0 = value;
|
|
|
|
|
2016-04-01 19:00:06 +08:00
|
|
|
reg = byt_gpio_reg(vg, pin, BYT_VAL_REG);
|
2015-02-23 20:53:13 +08:00
|
|
|
value = readl(reg) & BYT_VAL_RESTORE_MASK;
|
|
|
|
vg->saved_context[i].val = value;
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int byt_gpio_resume(struct device *dev)
|
|
|
|
{
|
2018-10-22 04:00:27 +08:00
|
|
|
struct byt_gpio *vg = dev_get_drvdata(dev);
|
2015-02-23 20:53:13 +08:00
|
|
|
int i;
|
|
|
|
|
2016-04-01 19:00:06 +08:00
|
|
|
for (i = 0; i < vg->soc_data->npins; i++) {
|
2015-02-23 20:53:13 +08:00
|
|
|
void __iomem *reg;
|
|
|
|
u32 value;
|
2016-04-01 19:00:06 +08:00
|
|
|
unsigned int pin = vg->soc_data->pins[i].number;
|
2015-02-23 20:53:13 +08:00
|
|
|
|
2016-04-01 19:00:06 +08:00
|
|
|
reg = byt_gpio_reg(vg, pin, BYT_CONF0_REG);
|
|
|
|
if (!reg) {
|
|
|
|
dev_warn(&vg->pdev->dev,
|
|
|
|
"Pin %i: could not retrieve conf0 register\n",
|
|
|
|
i);
|
|
|
|
continue;
|
|
|
|
}
|
2015-02-23 20:53:13 +08:00
|
|
|
value = readl(reg);
|
|
|
|
if ((value & BYT_CONF0_RESTORE_MASK) !=
|
|
|
|
vg->saved_context[i].conf0) {
|
|
|
|
value &= ~BYT_CONF0_RESTORE_MASK;
|
|
|
|
value |= vg->saved_context[i].conf0;
|
|
|
|
writel(value, reg);
|
|
|
|
dev_info(dev, "restored pin %d conf0 %#08x", i, value);
|
|
|
|
}
|
|
|
|
|
2016-04-01 19:00:06 +08:00
|
|
|
reg = byt_gpio_reg(vg, pin, BYT_VAL_REG);
|
2015-02-23 20:53:13 +08:00
|
|
|
value = readl(reg);
|
|
|
|
if ((value & BYT_VAL_RESTORE_MASK) !=
|
|
|
|
vg->saved_context[i].val) {
|
|
|
|
u32 v;
|
|
|
|
|
|
|
|
v = value & ~BYT_VAL_RESTORE_MASK;
|
|
|
|
v |= vg->saved_context[i].val;
|
|
|
|
if (v != value) {
|
|
|
|
writel(v, reg);
|
|
|
|
dev_dbg(dev, "restored pin %d val %#08x\n",
|
|
|
|
i, v);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
2015-10-13 22:51:26 +08:00
|
|
|
#ifdef CONFIG_PM
|
2013-06-18 19:33:02 +08:00
|
|
|
static int byt_gpio_runtime_suspend(struct device *dev)
|
|
|
|
{
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int byt_gpio_runtime_resume(struct device *dev)
|
|
|
|
{
|
|
|
|
return 0;
|
|
|
|
}
|
2015-10-13 22:51:26 +08:00
|
|
|
#endif
|
2013-06-18 19:33:02 +08:00
|
|
|
|
|
|
|
static const struct dev_pm_ops byt_gpio_pm_ops = {
|
2015-02-23 20:53:13 +08:00
|
|
|
SET_LATE_SYSTEM_SLEEP_PM_OPS(byt_gpio_suspend, byt_gpio_resume)
|
|
|
|
SET_RUNTIME_PM_OPS(byt_gpio_runtime_suspend, byt_gpio_runtime_resume,
|
|
|
|
NULL)
|
2013-06-18 19:33:02 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
static struct platform_driver byt_gpio_driver = {
|
2016-04-01 19:00:06 +08:00
|
|
|
.probe = byt_pinctrl_probe,
|
2013-06-18 19:33:02 +08:00
|
|
|
.driver = {
|
2016-06-07 10:43:01 +08:00
|
|
|
.name = "byt_gpio",
|
|
|
|
.pm = &byt_gpio_pm_ops,
|
|
|
|
.suppress_bind_attrs = true,
|
|
|
|
|
2013-06-18 19:33:02 +08:00
|
|
|
.acpi_match_table = ACPI_PTR(byt_gpio_acpi_match),
|
|
|
|
},
|
|
|
|
};
|
|
|
|
|
|
|
|
static int __init byt_gpio_init(void)
|
|
|
|
{
|
|
|
|
return platform_driver_register(&byt_gpio_driver);
|
|
|
|
}
|
|
|
|
subsys_initcall(byt_gpio_init);
|