2012-09-02 08:55:58 +08:00
|
|
|
/*
|
|
|
|
* Copyright 2012 Red Hat Inc.
|
|
|
|
*
|
|
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
|
|
* to deal in the Software without restriction, including without limitation
|
|
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
|
|
*
|
|
|
|
* The above copyright notice and this permission notice shall be included in
|
|
|
|
* all copies or substantial portions of the Software.
|
|
|
|
*
|
|
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
|
|
* THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
|
|
|
|
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
|
|
|
|
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
|
|
|
|
* OTHER DEALINGS IN THE SOFTWARE.
|
|
|
|
*
|
|
|
|
* Authors: Ben Skeggs
|
|
|
|
* Martin Peres
|
|
|
|
*/
|
|
|
|
#include "priv.h"
|
|
|
|
|
2012-12-04 09:35:40 +08:00
|
|
|
struct nv40_therm_priv {
|
2015-01-14 13:11:48 +08:00
|
|
|
struct nvkm_therm_priv base;
|
2012-12-04 09:35:40 +08:00
|
|
|
};
|
|
|
|
|
2013-03-05 17:26:30 +08:00
|
|
|
enum nv40_sensor_style { INVALID_STYLE = -1, OLD_STYLE = 0, NEW_STYLE = 1 };
|
|
|
|
|
|
|
|
static enum nv40_sensor_style
|
2015-01-14 13:11:48 +08:00
|
|
|
nv40_sensor_style(struct nvkm_therm *therm)
|
2013-03-05 17:26:30 +08:00
|
|
|
{
|
2015-01-14 13:11:48 +08:00
|
|
|
struct nvkm_device *device = nv_device(therm);
|
2013-03-05 17:26:30 +08:00
|
|
|
|
|
|
|
switch (device->chipset) {
|
|
|
|
case 0x43:
|
|
|
|
case 0x44:
|
|
|
|
case 0x4a:
|
|
|
|
case 0x47:
|
|
|
|
return OLD_STYLE;
|
|
|
|
|
|
|
|
case 0x46:
|
|
|
|
case 0x49:
|
|
|
|
case 0x4b:
|
|
|
|
case 0x4e:
|
|
|
|
case 0x4c:
|
|
|
|
case 0x67:
|
|
|
|
case 0x68:
|
|
|
|
case 0x63:
|
|
|
|
return NEW_STYLE;
|
|
|
|
default:
|
|
|
|
return INVALID_STYLE;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2012-09-02 08:55:58 +08:00
|
|
|
static int
|
2015-01-14 13:11:48 +08:00
|
|
|
nv40_sensor_setup(struct nvkm_therm *therm)
|
2012-09-02 08:55:58 +08:00
|
|
|
{
|
2013-03-05 17:26:30 +08:00
|
|
|
enum nv40_sensor_style style = nv40_sensor_style(therm);
|
2012-09-02 08:55:58 +08:00
|
|
|
|
|
|
|
/* enable ADC readout and disable the ALARM threshold */
|
2013-03-05 17:26:30 +08:00
|
|
|
if (style == NEW_STYLE) {
|
2012-09-02 08:55:58 +08:00
|
|
|
nv_mask(therm, 0x15b8, 0x80000000, 0);
|
|
|
|
nv_wr32(therm, 0x15b0, 0x80003fff);
|
2013-03-05 17:35:20 +08:00
|
|
|
mdelay(20); /* wait for the temperature to stabilize */
|
2012-09-02 08:55:58 +08:00
|
|
|
return nv_rd32(therm, 0x15b4) & 0x3fff;
|
2013-03-05 17:26:30 +08:00
|
|
|
} else if (style == OLD_STYLE) {
|
2012-09-02 08:55:58 +08:00
|
|
|
nv_wr32(therm, 0x15b0, 0xff);
|
2013-03-05 17:35:20 +08:00
|
|
|
mdelay(20); /* wait for the temperature to stabilize */
|
2012-09-02 08:55:58 +08:00
|
|
|
return nv_rd32(therm, 0x15b4) & 0xff;
|
2013-03-05 17:26:30 +08:00
|
|
|
} else
|
|
|
|
return -ENODEV;
|
2012-09-02 08:55:58 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
static int
|
2015-01-14 13:11:48 +08:00
|
|
|
nv40_temp_get(struct nvkm_therm *therm)
|
2012-09-02 08:55:58 +08:00
|
|
|
{
|
2015-01-14 13:11:48 +08:00
|
|
|
struct nvkm_therm_priv *priv = (void *)therm;
|
2012-09-02 08:55:58 +08:00
|
|
|
struct nvbios_therm_sensor *sensor = &priv->bios_sensor;
|
2013-03-05 17:26:30 +08:00
|
|
|
enum nv40_sensor_style style = nv40_sensor_style(therm);
|
2012-09-02 08:55:58 +08:00
|
|
|
int core_temp;
|
|
|
|
|
2013-03-05 17:26:30 +08:00
|
|
|
if (style == NEW_STYLE) {
|
2012-09-02 08:55:58 +08:00
|
|
|
nv_wr32(therm, 0x15b0, 0x80003fff);
|
|
|
|
core_temp = nv_rd32(therm, 0x15b4) & 0x3fff;
|
2013-03-05 17:26:30 +08:00
|
|
|
} else if (style == OLD_STYLE) {
|
2012-09-02 08:55:58 +08:00
|
|
|
nv_wr32(therm, 0x15b0, 0xff);
|
|
|
|
core_temp = nv_rd32(therm, 0x15b4) & 0xff;
|
2013-03-05 17:26:30 +08:00
|
|
|
} else
|
|
|
|
return -ENODEV;
|
2012-09-02 08:55:58 +08:00
|
|
|
|
2013-03-15 06:51:16 +08:00
|
|
|
/* if the slope or the offset is unset, do no use the sensor */
|
|
|
|
if (!sensor->slope_div || !sensor->slope_mult ||
|
|
|
|
!sensor->offset_num || !sensor->offset_den)
|
|
|
|
return -ENODEV;
|
2012-09-02 08:55:58 +08:00
|
|
|
|
|
|
|
core_temp = core_temp * sensor->slope_mult / sensor->slope_div;
|
|
|
|
core_temp = core_temp + sensor->offset_num / sensor->offset_den;
|
|
|
|
core_temp = core_temp + sensor->offset_constant - 8;
|
|
|
|
|
2013-03-15 09:09:20 +08:00
|
|
|
/* reserve negative temperatures for errors */
|
|
|
|
if (core_temp < 0)
|
|
|
|
core_temp = 0;
|
|
|
|
|
2012-09-02 08:55:58 +08:00
|
|
|
return core_temp;
|
|
|
|
}
|
|
|
|
|
2013-01-27 22:01:55 +08:00
|
|
|
static int
|
2015-01-14 13:11:48 +08:00
|
|
|
nv40_fan_pwm_ctrl(struct nvkm_therm *therm, int line, bool enable)
|
2012-12-05 12:56:37 +08:00
|
|
|
{
|
|
|
|
u32 mask = enable ? 0x80000000 : 0x0000000;
|
|
|
|
if (line == 2) nv_mask(therm, 0x0010f0, 0x80000000, mask);
|
|
|
|
else if (line == 9) nv_mask(therm, 0x0015f4, 0x80000000, mask);
|
|
|
|
else {
|
|
|
|
nv_error(therm, "unknown pwm ctrl for gpio %d\n", line);
|
|
|
|
return -ENODEV;
|
|
|
|
}
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2013-01-27 22:01:55 +08:00
|
|
|
static int
|
2015-01-14 13:11:48 +08:00
|
|
|
nv40_fan_pwm_get(struct nvkm_therm *therm, int line, u32 *divs, u32 *duty)
|
2012-09-02 08:55:58 +08:00
|
|
|
{
|
|
|
|
if (line == 2) {
|
|
|
|
u32 reg = nv_rd32(therm, 0x0010f0);
|
|
|
|
if (reg & 0x80000000) {
|
|
|
|
*duty = (reg & 0x7fff0000) >> 16;
|
|
|
|
*divs = (reg & 0x00007fff);
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
} else
|
|
|
|
if (line == 9) {
|
|
|
|
u32 reg = nv_rd32(therm, 0x0015f4);
|
|
|
|
if (reg & 0x80000000) {
|
|
|
|
*divs = nv_rd32(therm, 0x0015f8);
|
|
|
|
*duty = (reg & 0x7fffffff);
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
} else {
|
|
|
|
nv_error(therm, "unknown pwm ctrl for gpio %d\n", line);
|
|
|
|
return -ENODEV;
|
|
|
|
}
|
|
|
|
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
2013-01-27 22:01:55 +08:00
|
|
|
static int
|
2015-01-14 13:11:48 +08:00
|
|
|
nv40_fan_pwm_set(struct nvkm_therm *therm, int line, u32 divs, u32 duty)
|
2012-09-02 08:55:58 +08:00
|
|
|
{
|
|
|
|
if (line == 2) {
|
2012-12-05 12:56:37 +08:00
|
|
|
nv_mask(therm, 0x0010f0, 0x7fff7fff, (duty << 16) | divs);
|
2012-09-02 08:55:58 +08:00
|
|
|
} else
|
|
|
|
if (line == 9) {
|
|
|
|
nv_wr32(therm, 0x0015f8, divs);
|
2012-12-05 12:56:37 +08:00
|
|
|
nv_mask(therm, 0x0015f4, 0x7fffffff, duty);
|
2012-09-02 08:55:58 +08:00
|
|
|
} else {
|
|
|
|
nv_error(therm, "unknown pwm ctrl for gpio %d\n", line);
|
|
|
|
return -ENODEV;
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2013-02-23 23:45:51 +08:00
|
|
|
void
|
2015-01-14 13:11:48 +08:00
|
|
|
nv40_therm_intr(struct nvkm_subdev *subdev)
|
2012-11-05 07:18:49 +08:00
|
|
|
{
|
2015-01-14 13:11:48 +08:00
|
|
|
struct nvkm_therm *therm = nvkm_therm(subdev);
|
2012-11-05 07:18:49 +08:00
|
|
|
uint32_t stat = nv_rd32(therm, 0x1100);
|
|
|
|
|
|
|
|
/* traitement */
|
|
|
|
|
|
|
|
/* ack all IRQs */
|
|
|
|
nv_wr32(therm, 0x1100, 0x70000);
|
|
|
|
|
|
|
|
nv_error(therm, "THERM received an IRQ: stat = %x\n", stat);
|
|
|
|
}
|
|
|
|
|
2012-09-02 08:55:58 +08:00
|
|
|
static int
|
2015-01-14 13:11:48 +08:00
|
|
|
nv40_therm_ctor(struct nvkm_object *parent,
|
|
|
|
struct nvkm_object *engine,
|
|
|
|
struct nvkm_oclass *oclass, void *data, u32 size,
|
|
|
|
struct nvkm_object **pobject)
|
2012-09-02 08:55:58 +08:00
|
|
|
{
|
2012-12-04 09:35:40 +08:00
|
|
|
struct nv40_therm_priv *priv;
|
2012-09-02 08:55:58 +08:00
|
|
|
int ret;
|
|
|
|
|
2015-01-14 13:11:48 +08:00
|
|
|
ret = nvkm_therm_create(parent, engine, oclass, &priv);
|
2012-09-02 08:55:58 +08:00
|
|
|
*pobject = nv_object(priv);
|
|
|
|
if (ret)
|
|
|
|
return ret;
|
|
|
|
|
2012-12-05 14:21:59 +08:00
|
|
|
priv->base.base.pwm_ctrl = nv40_fan_pwm_ctrl;
|
|
|
|
priv->base.base.pwm_get = nv40_fan_pwm_get;
|
|
|
|
priv->base.base.pwm_set = nv40_fan_pwm_set;
|
2012-12-04 09:35:40 +08:00
|
|
|
priv->base.base.temp_get = nv40_temp_get;
|
2015-01-14 13:11:48 +08:00
|
|
|
priv->base.sensor.program_alarms = nvkm_therm_program_alarms_polling;
|
2012-11-05 07:18:49 +08:00
|
|
|
nv_subdev(priv)->intr = nv40_therm_intr;
|
2015-01-14 13:11:48 +08:00
|
|
|
return nvkm_therm_preinit(&priv->base.base);
|
2012-09-02 08:55:58 +08:00
|
|
|
}
|
|
|
|
|
2013-02-04 02:12:49 +08:00
|
|
|
static int
|
2015-01-14 13:11:48 +08:00
|
|
|
nv40_therm_init(struct nvkm_object *object)
|
2013-02-04 02:12:49 +08:00
|
|
|
{
|
2015-01-14 13:11:48 +08:00
|
|
|
struct nvkm_therm *therm = (void *)object;
|
2013-02-04 02:12:49 +08:00
|
|
|
|
|
|
|
nv40_sensor_setup(therm);
|
|
|
|
|
2015-01-14 13:11:48 +08:00
|
|
|
return _nvkm_therm_init(object);
|
2013-02-04 02:12:49 +08:00
|
|
|
}
|
|
|
|
|
2015-01-14 13:11:48 +08:00
|
|
|
struct nvkm_oclass
|
2012-09-02 08:55:58 +08:00
|
|
|
nv40_therm_oclass = {
|
|
|
|
.handle = NV_SUBDEV(THERM, 0x40),
|
2015-01-14 13:11:48 +08:00
|
|
|
.ofuncs = &(struct nvkm_ofuncs) {
|
2012-09-02 08:55:58 +08:00
|
|
|
.ctor = nv40_therm_ctor,
|
2015-01-14 13:11:48 +08:00
|
|
|
.dtor = _nvkm_therm_dtor,
|
2013-02-04 02:12:49 +08:00
|
|
|
.init = nv40_therm_init,
|
2015-01-14 13:11:48 +08:00
|
|
|
.fini = _nvkm_therm_fini,
|
2012-09-02 08:55:58 +08:00
|
|
|
},
|
2012-12-04 09:35:40 +08:00
|
|
|
};
|