2016-05-28 17:54:12 +08:00
|
|
|
/*
|
|
|
|
* Copyright (c) 2014 Samsung Electronics Co., Ltd.
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
|
|
* published by the Free Software Foundation.
|
|
|
|
*
|
|
|
|
* Device Tree binding constants for Exynos5421 clock controller.
|
|
|
|
*/
|
|
|
|
|
2014-05-27 05:54:12 +08:00
|
|
|
#ifndef _DT_BINDINGS_CLOCK_EXYNOS_5410_H
|
|
|
|
#define _DT_BINDINGS_CLOCK_EXYNOS_5410_H
|
|
|
|
|
|
|
|
/* core clocks */
|
2016-05-28 17:54:12 +08:00
|
|
|
#define CLK_FIN_PLL 1
|
|
|
|
#define CLK_FOUT_APLL 2
|
|
|
|
#define CLK_FOUT_CPLL 3
|
|
|
|
#define CLK_FOUT_MPLL 4
|
|
|
|
#define CLK_FOUT_BPLL 5
|
|
|
|
#define CLK_FOUT_KPLL 6
|
2014-05-27 05:54:12 +08:00
|
|
|
|
|
|
|
/* gate for special clocks (sclk) */
|
2016-05-28 17:54:12 +08:00
|
|
|
#define CLK_SCLK_UART0 128
|
|
|
|
#define CLK_SCLK_UART1 129
|
|
|
|
#define CLK_SCLK_UART2 130
|
|
|
|
#define CLK_SCLK_UART3 131
|
|
|
|
#define CLK_SCLK_MMC0 132
|
|
|
|
#define CLK_SCLK_MMC1 133
|
|
|
|
#define CLK_SCLK_MMC2 134
|
2014-05-27 05:54:12 +08:00
|
|
|
|
|
|
|
/* gate clocks */
|
2016-05-28 17:54:12 +08:00
|
|
|
#define CLK_UART0 257
|
|
|
|
#define CLK_UART1 258
|
|
|
|
#define CLK_UART2 259
|
|
|
|
#define CLK_UART3 260
|
|
|
|
#define CLK_MCT 315
|
|
|
|
#define CLK_MMC0 351
|
|
|
|
#define CLK_MMC1 352
|
|
|
|
#define CLK_MMC2 353
|
2014-05-27 05:54:12 +08:00
|
|
|
|
2016-05-28 17:54:12 +08:00
|
|
|
#define CLK_NR_CLKS 512
|
2014-05-27 05:54:12 +08:00
|
|
|
|
|
|
|
#endif /* _DT_BINDINGS_CLOCK_EXYNOS_5410_H */
|