2017-07-17 04:51:53 +08:00
|
|
|
// SPDX-License-Identifier: GPL-2.0
|
|
|
|
/* Copyright(c) 2016 - 2018 Intel Corporation. All rights reserved. */
|
2016-05-19 00:15:08 +08:00
|
|
|
#include <linux/memremap.h>
|
|
|
|
#include <linux/module.h>
|
|
|
|
#include <linux/pfn_t.h>
|
2017-07-17 04:51:53 +08:00
|
|
|
#include "../../nvdimm/pfn.h"
|
|
|
|
#include "../../nvdimm/nd.h"
|
|
|
|
#include "../bus.h"
|
2016-05-19 00:15:08 +08:00
|
|
|
|
2017-07-17 04:51:53 +08:00
|
|
|
struct dev_dax *__dax_pmem_probe(struct device *dev, enum dev_dax_subsys subsys)
|
2016-05-19 00:15:08 +08:00
|
|
|
{
|
|
|
|
struct resource res;
|
2017-07-19 08:49:14 +08:00
|
|
|
int rc, id, region_id;
|
2018-10-30 06:52:42 +08:00
|
|
|
resource_size_t offset;
|
2016-05-19 00:15:08 +08:00
|
|
|
struct nd_pfn_sb *pfn_sb;
|
2017-01-31 13:43:10 +08:00
|
|
|
struct dev_dax *dev_dax;
|
2016-05-19 00:15:08 +08:00
|
|
|
struct nd_namespace_io *nsio;
|
|
|
|
struct dax_region *dax_region;
|
2019-06-26 20:27:08 +08:00
|
|
|
struct dev_pagemap pgmap = { };
|
2016-05-19 00:15:08 +08:00
|
|
|
struct nd_namespace_common *ndns;
|
|
|
|
struct nd_dax *nd_dax = to_nd_dax(dev);
|
|
|
|
struct nd_pfn *nd_pfn = &nd_dax->nd_pfn;
|
2018-11-10 04:43:07 +08:00
|
|
|
struct nd_region *nd_region = to_nd_region(dev->parent);
|
2016-05-19 00:15:08 +08:00
|
|
|
|
|
|
|
ndns = nvdimm_namespace_common_probe(dev);
|
|
|
|
if (IS_ERR(ndns))
|
2017-07-17 04:51:53 +08:00
|
|
|
return ERR_CAST(ndns);
|
2016-05-19 00:15:08 +08:00
|
|
|
|
|
|
|
/* parse the 'pfn' info block via ->rw_bytes */
|
2019-10-31 18:57:41 +08:00
|
|
|
rc = devm_namespace_enable(dev, ndns, nd_info_block_reserve());
|
2016-10-29 05:34:51 +08:00
|
|
|
if (rc)
|
2017-07-17 04:51:53 +08:00
|
|
|
return ERR_PTR(rc);
|
2018-10-30 06:52:42 +08:00
|
|
|
rc = nvdimm_setup_pfn(nd_pfn, &pgmap);
|
2017-12-29 15:54:05 +08:00
|
|
|
if (rc)
|
2017-07-17 04:51:53 +08:00
|
|
|
return ERR_PTR(rc);
|
2019-10-31 18:57:41 +08:00
|
|
|
devm_namespace_disable(dev, ndns);
|
2016-05-19 00:15:08 +08:00
|
|
|
|
2018-10-30 06:52:42 +08:00
|
|
|
/* reserve the metadata area, device-dax will reserve the data */
|
2019-03-19 06:53:37 +08:00
|
|
|
pfn_sb = nd_pfn->pfn_sb;
|
2018-10-30 06:52:42 +08:00
|
|
|
offset = le64_to_cpu(pfn_sb->dataoff);
|
2019-10-31 18:57:41 +08:00
|
|
|
nsio = to_nd_namespace_io(&ndns->dev);
|
2018-10-30 06:52:42 +08:00
|
|
|
if (!devm_request_mem_region(dev, nsio->res.start, offset,
|
libnvdimm: use consistent naming for request_mem_region()
Here is an example /proc/iomem listing for a system with 2 namespaces,
one in "sector" mode and one in "memory" mode:
1fc000000-2fbffffff : Persistent Memory (legacy)
1fc000000-2fbffffff : namespace1.0
340000000-34fffffff : Persistent Memory
340000000-34fffffff : btt0.1
Here is the corresponding ndctl listing:
# ndctl list
[
{
"dev":"namespace1.0",
"mode":"memory",
"size":4294967296,
"blockdev":"pmem1"
},
{
"dev":"namespace0.0",
"mode":"sector",
"size":267091968,
"uuid":"f7594f86-badb-4592-875f-ded577da2eaf",
"sector_size":4096,
"blockdev":"pmem0s"
}
]
Notice that the ndctl listing is purely in terms of namespace devices,
while the iomem listing leaks the internal "btt0.1" implementation
detail. Given that ndctl requires the namespace device name to change
the mode, for example:
# ndctl create-namespace --reconfig=namespace0.0 --mode=raw --force
...use the namespace name in the iomem listing to keep the claiming
device name consistent across different mode settings.
Cc: Vishal Verma <vishal.l.verma@intel.com>
Signed-off-by: Dan Williams <dan.j.williams@intel.com>
2016-11-29 03:15:18 +08:00
|
|
|
dev_name(&ndns->dev))) {
|
2019-03-19 06:53:37 +08:00
|
|
|
dev_warn(dev, "could not reserve metadata\n");
|
2017-07-17 04:51:53 +08:00
|
|
|
return ERR_PTR(-EBUSY);
|
2019-03-19 06:53:37 +08:00
|
|
|
}
|
2016-08-26 06:17:14 +08:00
|
|
|
|
2017-07-19 08:49:14 +08:00
|
|
|
rc = sscanf(dev_name(&ndns->dev), "namespace%d.%d", ®ion_id, &id);
|
|
|
|
if (rc != 2)
|
2017-07-17 04:51:53 +08:00
|
|
|
return ERR_PTR(-EINVAL);
|
2017-07-19 08:49:14 +08:00
|
|
|
|
2018-10-30 06:52:42 +08:00
|
|
|
/* adjust the dax_region resource to the start of data */
|
|
|
|
memcpy(&res, &pgmap.res, sizeof(res));
|
|
|
|
res.start += offset;
|
2017-07-19 08:49:14 +08:00
|
|
|
dax_region = alloc_dax_region(dev, region_id, &res,
|
2018-11-10 04:43:07 +08:00
|
|
|
nd_region->target_node, le32_to_cpu(pfn_sb->align),
|
|
|
|
PFN_DEV|PFN_MAP);
|
2016-05-19 00:15:08 +08:00
|
|
|
if (!dax_region)
|
2017-07-17 04:51:53 +08:00
|
|
|
return ERR_PTR(-ENOMEM);
|
2016-05-19 00:15:08 +08:00
|
|
|
|
2017-07-17 04:51:53 +08:00
|
|
|
dev_dax = __devm_create_dev_dax(dax_region, id, &pgmap, subsys);
|
2016-05-19 00:15:08 +08:00
|
|
|
|
2017-01-31 13:43:10 +08:00
|
|
|
/* child dev_dax instances now own the lifetime of the dax_region */
|
2016-05-19 00:15:08 +08:00
|
|
|
dax_region_put(dax_region);
|
|
|
|
|
2017-07-17 04:51:53 +08:00
|
|
|
return dev_dax;
|
2016-05-19 00:15:08 +08:00
|
|
|
}
|
2017-07-17 04:51:53 +08:00
|
|
|
EXPORT_SYMBOL_GPL(__dax_pmem_probe);
|
2016-05-19 00:15:08 +08:00
|
|
|
|
|
|
|
MODULE_LICENSE("GPL v2");
|
|
|
|
MODULE_AUTHOR("Intel Corporation");
|