2019-05-27 14:55:05 +08:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0-or-later */
|
2012-08-24 05:26:02 +08:00
|
|
|
#ifndef _ASM_POWERPC_PROBES_H
|
|
|
|
|
#define _ASM_POWERPC_PROBES_H
|
|
|
|
|
#ifdef __KERNEL__
|
|
|
|
|
/*
|
|
|
|
|
* Definitions common to probes files
|
|
|
|
|
*
|
|
|
|
|
* Copyright IBM Corporation, 2012
|
|
|
|
|
*/
|
|
|
|
|
#include <linux/types.h>
|
powerpc: Reject probes on instructions that can't be single stepped
Per the ISA, a Trace interrupt is not generated for:
- [h|u]rfi[d]
- rfscv
- sc, scv, and Trap instructions that trap
- Power-Saving Mode instructions
- other instructions that cause interrupts (other than Trace interrupts)
- the first instructions of any interrupt handler (applies to Branch and Single Step tracing;
CIABR matches may still occur)
- instructions that are emulated by software
Add a helper to check for instructions belonging to the first four
categories above and to reject kprobes, uprobes and xmon breakpoints on
such instructions. We reject probing on instructions belonging to these
categories across all ISA versions and across both BookS and BookE.
For trap instructions, we can't know in advance if they can cause a
trap, and there is no good reason to allow probing on those. Also,
uprobes already refuses to probe trap instructions and kprobes does not
allow probes on trap instructions used for kernel warnings and bugs. As
such, stop allowing any type of probes/breakpoints on trap instruction
across uprobes, kprobes and xmon.
For some of the fp/altivec instructions that can generate an interrupt
and which we emulate in the kernel (altivec assist, for example), we
check and turn off single stepping in emulate_single_step().
Instructions generating a DSI are restarted and single stepping normally
completes once the instruction is completed.
In uprobes, if a single stepped instruction results in a non-fatal
signal to be delivered to the task, such signals are "delayed" until
after the instruction completes. For fatal signals, single stepping is
cancelled and the instruction restarted in-place so that core dump
captures proper addresses.
In kprobes, we do not allow probes on instructions having an extable
entry and we also do not allow probing interrupt vectors.
Signed-off-by: Naveen N. Rao <naveen.n.rao@linux.vnet.ibm.com>
Signed-off-by: Michael Ellerman <mpe@ellerman.id.au>
Link: https://lore.kernel.org/r/f56ee979d50b8711fae350fc97870f3ca34acd75.1648648712.git.naveen.n.rao@linux.vnet.ibm.com
2022-03-30 22:07:18 +08:00
|
|
|
#include <asm/disassemble.h>
|
2022-07-07 22:55:15 +08:00
|
|
|
#include <asm/ppc-opcode.h>
|
2012-08-24 05:26:02 +08:00
|
|
|
|
2022-07-07 22:55:15 +08:00
|
|
|
#define BREAKPOINT_INSTRUCTION PPC_RAW_TRAP() /* trap */
|
2012-08-24 05:26:02 +08:00
|
|
|
|
|
|
|
|
/* Trap definitions per ISA */
|
|
|
|
|
#define IS_TW(instr) (((instr) & 0xfc0007fe) == 0x7c000008)
|
|
|
|
|
#define IS_TD(instr) (((instr) & 0xfc0007fe) == 0x7c000088)
|
|
|
|
|
#define IS_TDI(instr) (((instr) & 0xfc000000) == 0x08000000)
|
|
|
|
|
#define IS_TWI(instr) (((instr) & 0xfc000000) == 0x0c000000)
|
|
|
|
|
|
|
|
|
|
#ifdef CONFIG_PPC64
|
|
|
|
|
#define is_trap(instr) (IS_TW(instr) || IS_TD(instr) || \
|
|
|
|
|
IS_TWI(instr) || IS_TDI(instr))
|
|
|
|
|
#else
|
|
|
|
|
#define is_trap(instr) (IS_TW(instr) || IS_TWI(instr))
|
|
|
|
|
#endif /* CONFIG_PPC64 */
|
|
|
|
|
|
2012-12-03 23:08:37 +08:00
|
|
|
#ifdef CONFIG_PPC_ADV_DEBUG_REGS
|
|
|
|
|
#define MSR_SINGLESTEP (MSR_DE)
|
|
|
|
|
#else
|
|
|
|
|
#define MSR_SINGLESTEP (MSR_SE)
|
|
|
|
|
#endif
|
|
|
|
|
|
powerpc: Reject probes on instructions that can't be single stepped
Per the ISA, a Trace interrupt is not generated for:
- [h|u]rfi[d]
- rfscv
- sc, scv, and Trap instructions that trap
- Power-Saving Mode instructions
- other instructions that cause interrupts (other than Trace interrupts)
- the first instructions of any interrupt handler (applies to Branch and Single Step tracing;
CIABR matches may still occur)
- instructions that are emulated by software
Add a helper to check for instructions belonging to the first four
categories above and to reject kprobes, uprobes and xmon breakpoints on
such instructions. We reject probing on instructions belonging to these
categories across all ISA versions and across both BookS and BookE.
For trap instructions, we can't know in advance if they can cause a
trap, and there is no good reason to allow probing on those. Also,
uprobes already refuses to probe trap instructions and kprobes does not
allow probes on trap instructions used for kernel warnings and bugs. As
such, stop allowing any type of probes/breakpoints on trap instruction
across uprobes, kprobes and xmon.
For some of the fp/altivec instructions that can generate an interrupt
and which we emulate in the kernel (altivec assist, for example), we
check and turn off single stepping in emulate_single_step().
Instructions generating a DSI are restarted and single stepping normally
completes once the instruction is completed.
In uprobes, if a single stepped instruction results in a non-fatal
signal to be delivered to the task, such signals are "delayed" until
after the instruction completes. For fatal signals, single stepping is
cancelled and the instruction restarted in-place so that core dump
captures proper addresses.
In kprobes, we do not allow probes on instructions having an extable
entry and we also do not allow probing interrupt vectors.
Signed-off-by: Naveen N. Rao <naveen.n.rao@linux.vnet.ibm.com>
Signed-off-by: Michael Ellerman <mpe@ellerman.id.au>
Link: https://lore.kernel.org/r/f56ee979d50b8711fae350fc97870f3ca34acd75.1648648712.git.naveen.n.rao@linux.vnet.ibm.com
2022-03-30 22:07:18 +08:00
|
|
|
static inline bool can_single_step(u32 inst)
|
|
|
|
|
{
|
|
|
|
|
switch (get_op(inst)) {
|
|
|
|
|
case OP_TRAP_64: return false;
|
|
|
|
|
case OP_TRAP: return false;
|
|
|
|
|
case OP_SC: return false;
|
|
|
|
|
case OP_19:
|
|
|
|
|
switch (get_xop(inst)) {
|
|
|
|
|
case OP_19_XOP_RFID: return false;
|
|
|
|
|
case OP_19_XOP_RFMCI: return false;
|
|
|
|
|
case OP_19_XOP_RFDI: return false;
|
|
|
|
|
case OP_19_XOP_RFI: return false;
|
|
|
|
|
case OP_19_XOP_RFCI: return false;
|
|
|
|
|
case OP_19_XOP_RFSCV: return false;
|
|
|
|
|
case OP_19_XOP_HRFID: return false;
|
|
|
|
|
case OP_19_XOP_URFID: return false;
|
|
|
|
|
case OP_19_XOP_STOP: return false;
|
|
|
|
|
case OP_19_XOP_DOZE: return false;
|
|
|
|
|
case OP_19_XOP_NAP: return false;
|
|
|
|
|
case OP_19_XOP_SLEEP: return false;
|
|
|
|
|
case OP_19_XOP_RVWINKLE: return false;
|
|
|
|
|
}
|
|
|
|
|
break;
|
|
|
|
|
case OP_31:
|
|
|
|
|
switch (get_xop(inst)) {
|
|
|
|
|
case OP_31_XOP_TRAP: return false;
|
|
|
|
|
case OP_31_XOP_TRAP_64: return false;
|
|
|
|
|
case OP_31_XOP_MTMSR: return false;
|
|
|
|
|
case OP_31_XOP_MTMSRD: return false;
|
|
|
|
|
}
|
|
|
|
|
break;
|
|
|
|
|
}
|
|
|
|
|
return true;
|
|
|
|
|
}
|
|
|
|
|
|
2012-12-03 23:08:37 +08:00
|
|
|
/* Enable single stepping for the current task */
|
|
|
|
|
static inline void enable_single_step(struct pt_regs *regs)
|
|
|
|
|
{
|
2021-06-17 23:51:03 +08:00
|
|
|
regs_set_return_msr(regs, regs->msr | MSR_SINGLESTEP);
|
2012-12-03 23:08:37 +08:00
|
|
|
#ifdef CONFIG_PPC_ADV_DEBUG_REGS
|
|
|
|
|
/*
|
|
|
|
|
* We turn off Critical Input Exception(CE) to ensure that the single
|
|
|
|
|
* step will be for the instruction we have the probe on; if we don't,
|
|
|
|
|
* it is possible we'd get the single step reported for CE.
|
|
|
|
|
*/
|
2021-06-17 23:51:03 +08:00
|
|
|
regs_set_return_msr(regs, regs->msr & ~MSR_CE);
|
2012-12-03 23:08:37 +08:00
|
|
|
mtspr(SPRN_DBCR0, mfspr(SPRN_DBCR0) | DBCR0_IC | DBCR0_IDM);
|
|
|
|
|
#ifdef CONFIG_PPC_47x
|
|
|
|
|
isync();
|
|
|
|
|
#endif
|
|
|
|
|
#endif
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
2012-08-24 05:26:02 +08:00
|
|
|
#endif /* __KERNEL__ */
|
|
|
|
|
#endif /* _ASM_POWERPC_PROBES_H */
|