2019-05-19 20:07:45 +08:00
|
|
|
# SPDX-License-Identifier: GPL-2.0-only
|
2015-07-15 19:10:21 +08:00
|
|
|
menu "Platform selection"
|
|
|
|
|
2017-02-15 05:22:09 +08:00
|
|
|
config ARCH_ACTIONS
|
|
|
|
bool "Actions Semi Platforms"
|
|
|
|
select OWL_TIMER
|
2018-04-05 01:22:51 +08:00
|
|
|
select PINCTRL
|
2017-02-15 05:22:09 +08:00
|
|
|
help
|
|
|
|
This enables support for the Actions Semiconductor S900 SoC family.
|
|
|
|
|
2015-12-22 20:27:47 +08:00
|
|
|
config ARCH_SUNXI
|
|
|
|
bool "Allwinner sunxi 64-bit SoC Family"
|
2017-04-18 21:55:51 +08:00
|
|
|
select ARCH_HAS_RESET_CONTROLLER
|
2016-05-10 06:37:35 +08:00
|
|
|
select GENERIC_IRQ_CHIP
|
irqchip/sun6i-r: Use a stacked irqchip driver
The R_INTC in the A31 and newer sun8i/sun50i SoCs is more similar to the
original sun4i interrupt controller than the sun7i/sun9i NMI controller.
It is used for two distinct purposes:
- To control the trigger, latch, and mask for the NMI input pin
- To provide the interrupt input for the ARISC coprocessor
As this interrupt controller is not documented, information about it
comes from vendor-provided firmware blobs and from experimentation.
Differences from the sun4i interrupt controller appear to be:
- It only has one or two registers of each kind (max 32 or 64 IRQs)
- Multiplexing logic is added to support additional inputs
- There is no FIQ-related logic
- There is no interrupt priority logic
In order to fulfill its two purposes, this hardware block combines four
types of IRQs. First, the NMI pin is routed to the "IRQ 0" input on this
chip, with a trigger type controlled by the NMI_CTRL_REG. The "IRQ 0
pending" output from this chip, if enabled, is then routed to a SPI IRQ
input on the GIC. In other words, bit 0 of IRQ_ENABLE_REG *does* affect
the NMI IRQ seen at the GIC.
The NMI is followed by a contiguous block of 15 "direct" (my name for
them) IRQ inputs that are connected in parallel to both R_INTC and the
GIC. Or in other words, these bits of IRQ_ENABLE_REG *do not* affect the
IRQs seen at the GIC.
Following the direct IRQs are the ARISC's copy of banked IRQs for shared
peripherals. These are not relevant to Linux. The remaining IRQs are
connected to a multiplexer and provide access to the first (up to) 128
SPIs from the ARISC. This range of SPIs overlaps with the direct IRQs.
Because of the 1:1 correspondence between R_INTC and GIC inputs, this is
a perfect scenario for using a stacked irqchip driver. We want to hook
into setting the NMI trigger type, but not actually handle any IRQ here.
To allow access to all multiplexed IRQs, this driver requires a new
binding where the interrupt number matches the GIC interrupt number.
(This moves the NMI from number 0 to 32 or 96, depending on the SoC.)
For simplicity, copy the three-cell GIC binding; this disambiguates
interrupt 0 in the old binding (the NMI) from interrupt 0 in the new
binding (SPI 0) by the number of cells.
Since R_INTC is in the always-on power domain, and its output is visible
to the power management coprocessor, a stacked irqchip driver provides a
simple way to add wakeup support to any of its IRQs. That is the next
patch; for now, just the NMI is moved over.
This commit mostly reverts commit 173bda53b340 ("irqchip/sunxi-nmi:
Support sun6i-a31-r-intc compatible").
Acked-by: Maxime Ripard <mripard@kernel.org>
Signed-off-by: Samuel Holland <samuel@sholland.org>
Signed-off-by: Marc Zyngier <maz@kernel.org>
Link: https://lore.kernel.org/r/20210118055040.21910-4-samuel@sholland.org
2021-01-18 13:50:33 +08:00
|
|
|
select IRQ_DOMAIN_HIERARCHY
|
|
|
|
select IRQ_FASTEOI_HIERARCHY_HANDLERS
|
2016-08-09 01:21:43 +08:00
|
|
|
select PINCTRL
|
2017-04-18 21:55:51 +08:00
|
|
|
select RESET_CONTROLLER
|
2021-03-22 12:47:07 +08:00
|
|
|
select SUN4I_TIMER
|
2015-12-22 20:27:47 +08:00
|
|
|
help
|
|
|
|
This enables support for Allwinner sunxi based SoCs like the A64.
|
|
|
|
|
2016-02-25 18:14:51 +08:00
|
|
|
config ARCH_ALPINE
|
|
|
|
bool "Annapurna Labs Alpine platform"
|
2016-08-03 22:29:33 +08:00
|
|
|
select ALPINE_MSI if PCI
|
2016-02-25 18:14:51 +08:00
|
|
|
help
|
|
|
|
This enables support for the Annapurna Labs Alpine
|
|
|
|
Soc family.
|
|
|
|
|
2021-01-20 15:51:23 +08:00
|
|
|
config ARCH_APPLE
|
|
|
|
bool "Apple Silicon SoC family"
|
|
|
|
select APPLE_AIC
|
|
|
|
help
|
|
|
|
This enables support for Apple's in-house ARM SoC family, starting
|
|
|
|
with the Apple M1.
|
|
|
|
|
2016-06-03 14:18:23 +08:00
|
|
|
config ARCH_BCM2835
|
|
|
|
bool "Broadcom BCM2835 family"
|
2017-05-27 01:34:11 +08:00
|
|
|
select TIMER_OF
|
2016-04-19 17:08:07 +08:00
|
|
|
select GPIOLIB
|
2019-03-09 05:02:16 +08:00
|
|
|
select MFD_CORE
|
2016-06-03 14:18:23 +08:00
|
|
|
select PINCTRL
|
|
|
|
select PINCTRL_BCM2835
|
|
|
|
select ARM_AMBA
|
2019-10-01 02:29:12 +08:00
|
|
|
select ARM_GIC
|
2016-06-03 14:18:23 +08:00
|
|
|
select ARM_TIMER_SP804
|
2021-01-11 22:22:55 +08:00
|
|
|
select BRCMSTB_L2_IRQ
|
2016-06-03 14:18:23 +08:00
|
|
|
help
|
2019-10-01 02:29:12 +08:00
|
|
|
This enables support for the Broadcom BCM2837 and BCM2711 SoC.
|
|
|
|
These SoCs are used in the Raspberry Pi 3 and 4 devices.
|
2016-06-03 14:18:23 +08:00
|
|
|
|
2020-11-12 23:08:30 +08:00
|
|
|
config ARCH_BCM4908
|
|
|
|
bool "Broadcom BCM4908 family"
|
|
|
|
select GPIOLIB
|
|
|
|
help
|
|
|
|
This enables support for the Broadcom BCM4906, BCM4908 and
|
|
|
|
BCM49408 SoCs. These SoCs use Brahma-B53 cores and can be
|
|
|
|
found in home routers.
|
|
|
|
|
2015-07-28 06:42:20 +08:00
|
|
|
config ARCH_BCM_IPROC
|
|
|
|
bool "Broadcom iProc SoC Family"
|
2016-02-10 14:10:46 +08:00
|
|
|
select COMMON_CLK_IPROC
|
2016-04-19 17:08:07 +08:00
|
|
|
select GPIOLIB
|
2016-02-10 14:10:46 +08:00
|
|
|
select PINCTRL
|
2015-07-28 06:42:20 +08:00
|
|
|
help
|
|
|
|
This enables support for Broadcom iProc based SoCs
|
|
|
|
|
2015-08-04 03:24:45 +08:00
|
|
|
config ARCH_BERLIN
|
|
|
|
bool "Marvell Berlin SoC Family"
|
|
|
|
select DW_APB_ICTL
|
2020-10-09 15:08:31 +08:00
|
|
|
select DW_APB_TIMER_OF
|
2016-04-19 17:08:07 +08:00
|
|
|
select GPIOLIB
|
2015-10-16 15:37:09 +08:00
|
|
|
select PINCTRL
|
2015-08-04 03:24:45 +08:00
|
|
|
help
|
|
|
|
This enables support for Marvell Berlin SoC Family
|
|
|
|
|
2019-01-26 00:35:43 +08:00
|
|
|
config ARCH_BITMAIN
|
|
|
|
bool "Bitmain SoC Platforms"
|
|
|
|
help
|
|
|
|
This enables support for the Bitmain SoC Family.
|
|
|
|
|
2016-06-30 03:49:34 +08:00
|
|
|
config ARCH_BRCMSTB
|
|
|
|
bool "Broadcom Set-Top-Box SoCs"
|
2019-06-01 01:22:03 +08:00
|
|
|
select ARCH_HAS_RESET_CONTROLLER
|
2019-05-31 06:55:46 +08:00
|
|
|
select BCM7038_L1_IRQ
|
2016-06-30 03:49:34 +08:00
|
|
|
select BRCMSTB_L2_IRQ
|
|
|
|
select GENERIC_IRQ_CHIP
|
2019-06-01 01:34:38 +08:00
|
|
|
select PINCTRL
|
2016-06-30 03:49:34 +08:00
|
|
|
help
|
|
|
|
This enables support for Broadcom's ARMv8 Set Top Box SoCs
|
|
|
|
|
2015-07-15 19:10:21 +08:00
|
|
|
config ARCH_EXYNOS
|
2015-11-16 09:09:13 +08:00
|
|
|
bool "ARMv8 based Samsung Exynos SoC family"
|
2015-07-15 19:10:21 +08:00
|
|
|
select COMMON_CLK_SAMSUNG
|
2019-09-05 01:50:02 +08:00
|
|
|
select EXYNOS_CHIPID
|
2017-03-15 01:10:28 +08:00
|
|
|
select EXYNOS_PM_DOMAINS if PM_GENERIC_DOMAINS
|
|
|
|
select EXYNOS_PMU
|
2015-07-15 19:10:21 +08:00
|
|
|
select HAVE_S3C_RTC if RTC_CLASS
|
|
|
|
select PINCTRL
|
|
|
|
select PINCTRL_EXYNOS
|
2018-10-11 02:25:58 +08:00
|
|
|
select PM_GENERIC_DOMAINS if PM
|
2016-05-10 22:30:54 +08:00
|
|
|
select SOC_SAMSUNG
|
2015-07-15 19:10:21 +08:00
|
|
|
help
|
2015-11-16 09:09:13 +08:00
|
|
|
This enables support for ARMv8 based Samsung Exynos SoC family.
|
2015-07-15 19:10:21 +08:00
|
|
|
|
2020-06-15 21:32:34 +08:00
|
|
|
config ARCH_SPARX5
|
|
|
|
bool "ARMv8 based Microchip Sparx5 SoC family"
|
|
|
|
select PINCTRL
|
|
|
|
select DW_APB_TIMER_OF
|
|
|
|
help
|
|
|
|
This enables support for the Microchip Sparx5 ARMv8-based
|
|
|
|
SoC family of TSN-capable gigabit switches.
|
|
|
|
|
|
|
|
The SparX-5 Ethernet switch family provides a rich set of
|
|
|
|
switching features such as advanced TCAM-based VLAN and QoS
|
|
|
|
processing enabling delivery of differentiated services, and
|
|
|
|
security through TCAM-based frame processing using versatile
|
|
|
|
content aware processor (VCAP).
|
|
|
|
|
2018-06-27 00:26:12 +08:00
|
|
|
config ARCH_K3
|
|
|
|
bool "Texas Instruments Inc. K3 multicore SoC architecture"
|
|
|
|
select PM_GENERIC_DOMAINS if PM
|
2019-04-30 18:12:30 +08:00
|
|
|
select MAILBOX
|
2019-05-10 11:52:55 +08:00
|
|
|
select SOC_TI
|
2019-04-30 18:12:30 +08:00
|
|
|
select TI_MESSAGE_MANAGER
|
|
|
|
select TI_SCI_PROTOCOL
|
|
|
|
select TI_SCI_INTR_IRQCHIP
|
|
|
|
select TI_SCI_INTA_IRQCHIP
|
2020-06-20 00:25:27 +08:00
|
|
|
select TI_K3_SOCINFO
|
2018-06-27 00:26:12 +08:00
|
|
|
help
|
|
|
|
This enables support for Texas Instruments' K3 multicore SoC
|
|
|
|
architecture.
|
|
|
|
|
2015-10-24 03:31:50 +08:00
|
|
|
config ARCH_LAYERSCAPE
|
|
|
|
bool "ARMv8 based Freescale Layerscape SoC family"
|
2016-08-24 06:14:03 +08:00
|
|
|
select EDAC_SUPPORT
|
2015-07-15 19:10:21 +08:00
|
|
|
help
|
2015-10-24 03:31:50 +08:00
|
|
|
This enables support for the Freescale Layerscape SoC family.
|
2015-07-15 19:10:21 +08:00
|
|
|
|
2016-04-11 19:54:44 +08:00
|
|
|
config ARCH_LG1K
|
|
|
|
bool "LG Electronics LG1K SoC Family"
|
|
|
|
help
|
|
|
|
This enables support for LG Electronics LG1K SoC Family
|
|
|
|
|
2015-07-15 19:10:21 +08:00
|
|
|
config ARCH_HISI
|
|
|
|
bool "Hisilicon SoC Family"
|
2016-01-21 18:53:48 +08:00
|
|
|
select ARM_TIMER_SP804
|
2016-08-03 22:29:34 +08:00
|
|
|
select HISILICON_IRQ_MBIGEN if PCI
|
2016-08-23 06:45:30 +08:00
|
|
|
select PINCTRL
|
2015-07-15 19:10:21 +08:00
|
|
|
help
|
|
|
|
This enables support for Hisilicon ARMv8 SoC family
|
|
|
|
|
2020-07-17 17:04:10 +08:00
|
|
|
config ARCH_KEEMBAY
|
|
|
|
bool "Keem Bay SoC"
|
|
|
|
help
|
|
|
|
This enables support for Intel Movidius SoC code-named Keem Bay.
|
|
|
|
|
2015-07-15 19:10:21 +08:00
|
|
|
config ARCH_MEDIATEK
|
2017-10-19 17:52:54 +08:00
|
|
|
bool "MediaTek SoC Family"
|
2015-07-15 19:10:21 +08:00
|
|
|
select ARM_GIC
|
|
|
|
select PINCTRL
|
2015-10-02 23:05:18 +08:00
|
|
|
select MTK_TIMER
|
2015-07-15 19:10:21 +08:00
|
|
|
help
|
2017-10-19 17:52:54 +08:00
|
|
|
This enables support for MediaTek MT27xx, MT65xx, MT76xx
|
|
|
|
& MT81xx ARMv8 SoCs
|
2015-07-15 19:10:21 +08:00
|
|
|
|
2016-03-02 10:34:56 +08:00
|
|
|
config ARCH_MESON
|
|
|
|
bool "Amlogic Platforms"
|
2021-04-29 16:38:23 +08:00
|
|
|
select COMMON_CLK
|
2017-10-19 20:01:40 +08:00
|
|
|
select MESON_IRQ_GPIO
|
2016-03-02 10:34:56 +08:00
|
|
|
help
|
2019-02-08 18:14:04 +08:00
|
|
|
This enables support for the arm64 based Amlogic SoCs
|
|
|
|
such as the s905, S905X/D, S912, A113X/D or S905X/D2
|
2016-03-02 10:34:56 +08:00
|
|
|
|
2016-02-03 01:12:37 +08:00
|
|
|
config ARCH_MVEBU
|
|
|
|
bool "Marvell EBU SoC Family"
|
2016-04-26 15:58:29 +08:00
|
|
|
select ARMADA_AP806_SYSCON
|
|
|
|
select ARMADA_CP110_SYSCON
|
2016-06-10 21:23:29 +08:00
|
|
|
select ARMADA_37XX_CLK
|
2017-04-05 23:18:03 +08:00
|
|
|
select GPIOLIB
|
|
|
|
select GPIOLIB_IRQCHIP
|
2017-06-21 21:29:16 +08:00
|
|
|
select MVEBU_GICP
|
|
|
|
select MVEBU_ICU
|
2016-02-19 00:20:29 +08:00
|
|
|
select MVEBU_ODMI
|
2016-08-05 22:55:20 +08:00
|
|
|
select MVEBU_PIC
|
2018-10-01 22:13:52 +08:00
|
|
|
select MVEBU_SEI
|
2017-04-05 23:18:03 +08:00
|
|
|
select OF_GPIO
|
|
|
|
select PINCTRL
|
|
|
|
select PINCTRL_ARMADA_37XX
|
2017-06-12 23:34:55 +08:00
|
|
|
select PINCTRL_ARMADA_AP806
|
|
|
|
select PINCTRL_ARMADA_CP110
|
2016-02-03 01:12:37 +08:00
|
|
|
help
|
2016-02-19 00:20:29 +08:00
|
|
|
This enables support for Marvell EBU familly, including:
|
|
|
|
- Armada 3700 SoC Family
|
|
|
|
- Armada 7K SoC Family
|
|
|
|
- Armada 8K SoC Family
|
2016-02-03 01:12:37 +08:00
|
|
|
|
2018-12-09 22:26:06 +08:00
|
|
|
config ARCH_MXC
|
|
|
|
bool "ARMv8 based NXP i.MX SoC family"
|
|
|
|
select ARM64_ERRATUM_843419
|
2019-01-16 03:18:39 +08:00
|
|
|
select ARM64_ERRATUM_845719 if COMPAT
|
2019-01-26 00:20:34 +08:00
|
|
|
select IMX_GPCV2
|
2019-01-26 00:24:37 +08:00
|
|
|
select IMX_GPCV2_PM_DOMAINS
|
|
|
|
select PM
|
|
|
|
select PM_GENERIC_DOMAINS
|
2019-04-24 17:15:17 +08:00
|
|
|
select SOC_BUS
|
2019-06-21 15:07:17 +08:00
|
|
|
select TIMER_IMX_SYS_CTR
|
2018-12-09 22:26:06 +08:00
|
|
|
help
|
|
|
|
This enables support for the ARMv8 based SoCs in the
|
|
|
|
NXP i.MX family.
|
|
|
|
|
2015-07-15 19:10:21 +08:00
|
|
|
config ARCH_QCOM
|
|
|
|
bool "Qualcomm Platforms"
|
2016-10-22 01:56:08 +08:00
|
|
|
select GPIOLIB
|
2015-07-15 19:10:21 +08:00
|
|
|
select PINCTRL
|
|
|
|
help
|
|
|
|
This enables support for the ARMv8 based Qualcomm chipsets.
|
|
|
|
|
2017-02-14 02:45:05 +08:00
|
|
|
config ARCH_REALTEK
|
|
|
|
bool "Realtek Platforms"
|
2019-10-20 22:42:41 +08:00
|
|
|
select RESET_CONTROLLER
|
2017-02-14 02:45:05 +08:00
|
|
|
help
|
|
|
|
This enables support for the ARMv8 based Realtek chipsets,
|
|
|
|
like the RTD1295.
|
|
|
|
|
2015-11-17 01:42:32 +08:00
|
|
|
config ARCH_RENESAS
|
|
|
|
bool "Renesas SoC Platforms"
|
2018-11-15 17:46:49 +08:00
|
|
|
select GPIOLIB
|
2015-11-17 01:42:32 +08:00
|
|
|
select PINCTRL
|
2016-11-15 02:37:08 +08:00
|
|
|
select SOC_BUS
|
2015-11-17 01:42:32 +08:00
|
|
|
help
|
|
|
|
This enables support for the ARMv8 based Renesas SoCs.
|
|
|
|
|
2018-08-28 23:10:11 +08:00
|
|
|
config ARCH_ROCKCHIP
|
|
|
|
bool "Rockchip Platforms"
|
|
|
|
select ARCH_HAS_RESET_CONTROLLER
|
|
|
|
select PINCTRL
|
|
|
|
select PM
|
|
|
|
select ROCKCHIP_TIMER
|
|
|
|
help
|
|
|
|
This enables support for the ARMv8 based Rockchip chipsets,
|
|
|
|
like the RK3368.
|
|
|
|
|
2019-10-16 20:48:24 +08:00
|
|
|
config ARCH_S32
|
|
|
|
bool "NXP S32 SoC Family"
|
|
|
|
help
|
|
|
|
This enables support for the NXP S32 family of processors.
|
|
|
|
|
2018-08-28 23:10:11 +08:00
|
|
|
config ARCH_SEATTLE
|
|
|
|
bool "AMD Seattle SoC Family"
|
|
|
|
help
|
|
|
|
This enables support for AMD Seattle SOC Family
|
|
|
|
|
2021-03-11 23:25:32 +08:00
|
|
|
config ARCH_INTEL_SOCFPGA
|
2021-03-11 23:25:38 +08:00
|
|
|
bool "Intel's SoCFPGA ARMv8 Families"
|
|
|
|
help
|
|
|
|
This enables support for Intel's SoCFPGA ARMv8 families:
|
|
|
|
Stratix 10 (ex. Altera), Agilex and eASIC N5X.
|
2021-03-11 23:25:32 +08:00
|
|
|
|
2018-08-28 23:10:11 +08:00
|
|
|
config ARCH_SYNQUACER
|
|
|
|
bool "Socionext SynQuacer SoC Family"
|
|
|
|
|
2015-07-15 19:10:21 +08:00
|
|
|
config ARCH_TEGRA
|
|
|
|
bool "NVIDIA Tegra SoC Family"
|
|
|
|
select ARCH_HAS_RESET_CONTROLLER
|
2019-03-22 20:13:03 +08:00
|
|
|
select ARM_GIC_PM
|
2015-07-15 19:10:21 +08:00
|
|
|
select CLKSRC_MMIO
|
2017-05-27 01:34:11 +08:00
|
|
|
select TIMER_OF
|
2016-04-19 17:08:07 +08:00
|
|
|
select GPIOLIB
|
2015-07-15 19:10:21 +08:00
|
|
|
select PINCTRL
|
2016-03-30 17:15:16 +08:00
|
|
|
select PM
|
|
|
|
select PM_GENERIC_DOMAINS
|
2015-07-15 19:10:21 +08:00
|
|
|
select RESET_CONTROLLER
|
|
|
|
help
|
|
|
|
This enables support for the NVIDIA Tegra SoC family.
|
|
|
|
|
|
|
|
config ARCH_SPRD
|
2020-04-07 22:21:46 +08:00
|
|
|
bool "Spreadtrum SoC platform"
|
2015-07-15 19:10:21 +08:00
|
|
|
help
|
|
|
|
Support for Spreadtrum ARM based SoCs
|
|
|
|
|
|
|
|
config ARCH_THUNDER
|
|
|
|
bool "Cavium Inc. Thunder SoC Family"
|
|
|
|
help
|
|
|
|
This enables support for Cavium's Thunder Family of SoCs.
|
|
|
|
|
2017-02-05 08:57:02 +08:00
|
|
|
config ARCH_THUNDER2
|
|
|
|
bool "Cavium ThunderX2 Server Processors"
|
|
|
|
select GPIOLIB
|
|
|
|
help
|
|
|
|
This enables support for Cavium's ThunderX2 CN99XX family of
|
|
|
|
server processors.
|
|
|
|
|
2015-11-24 17:08:28 +08:00
|
|
|
config ARCH_UNIPHIER
|
|
|
|
bool "Socionext UniPhier SoC Family"
|
2016-10-08 10:25:34 +08:00
|
|
|
select ARCH_HAS_RESET_CONTROLLER
|
2015-11-24 17:08:28 +08:00
|
|
|
select PINCTRL
|
2018-06-25 11:34:45 +08:00
|
|
|
select RESET_CONTROLLER
|
2015-11-24 17:08:28 +08:00
|
|
|
help
|
|
|
|
This enables support for Socionext UniPhier SoC family.
|
|
|
|
|
2015-07-15 19:10:21 +08:00
|
|
|
config ARCH_VEXPRESS
|
|
|
|
bool "ARMv8 software model (Versatile Express)"
|
2016-04-19 17:08:07 +08:00
|
|
|
select GPIOLIB
|
2016-06-20 22:56:09 +08:00
|
|
|
select PM
|
|
|
|
select PM_GENERIC_DOMAINS
|
2015-07-15 19:10:21 +08:00
|
|
|
help
|
|
|
|
This enables support for the ARMv8 software model (Versatile
|
|
|
|
Express).
|
|
|
|
|
2020-04-28 04:58:48 +08:00
|
|
|
config ARCH_VISCONTI
|
|
|
|
bool "Toshiba Visconti SoC Family"
|
|
|
|
select PINCTRL
|
|
|
|
select PINCTRL_VISCONTI
|
|
|
|
help
|
|
|
|
This enables support for Toshiba Visconti SoCs Family.
|
|
|
|
|
2016-02-20 22:19:20 +08:00
|
|
|
config ARCH_VULCAN
|
2017-05-22 15:36:04 +08:00
|
|
|
def_bool n
|
2016-02-20 22:19:20 +08:00
|
|
|
|
2015-07-15 19:10:21 +08:00
|
|
|
config ARCH_XGENE
|
|
|
|
bool "AppliedMicro X-Gene SOC Family"
|
|
|
|
help
|
|
|
|
This enables support for AppliedMicro X-Gene SOC Family
|
|
|
|
|
|
|
|
config ARCH_ZYNQMP
|
|
|
|
bool "Xilinx ZynqMP Family"
|
|
|
|
help
|
|
|
|
This enables support for Xilinx ZynqMP Family
|
|
|
|
|
|
|
|
endmenu
|