2012-09-11 01:20:44 +08:00
|
|
|
/*
|
|
|
|
|
* Device Tree Source for OMAP3 SoC
|
|
|
|
|
*
|
|
|
|
|
* Copyright (C) 2012 Texas Instruments Incorporated - http://www.ti.com/
|
|
|
|
|
*
|
|
|
|
|
* This file is licensed under the terms of the GNU General Public License
|
|
|
|
|
* version 2. This program is licensed "as is" without any warranty of any
|
|
|
|
|
* kind, whether express or implied.
|
|
|
|
|
*/
|
|
|
|
|
|
2013-05-31 20:32:55 +08:00
|
|
|
#include "omap3.dtsi"
|
2012-09-11 01:20:44 +08:00
|
|
|
|
|
|
|
|
/ {
|
|
|
|
|
aliases {
|
|
|
|
|
serial3 = &uart4;
|
|
|
|
|
};
|
|
|
|
|
|
2013-03-20 01:53:04 +08:00
|
|
|
cpus {
|
|
|
|
|
/* OMAP3630/OMAP37xx 'standard device' variants OPP50 to OPP130 */
|
|
|
|
|
cpu@0 {
|
|
|
|
|
operating-points = <
|
|
|
|
|
/* kHz uV */
|
2013-04-27 01:39:32 +08:00
|
|
|
300000 1012500
|
|
|
|
|
600000 1200000
|
|
|
|
|
800000 1325000
|
2013-03-20 01:53:04 +08:00
|
|
|
>;
|
|
|
|
|
clock-latency = <300000>; /* From legacy driver */
|
|
|
|
|
};
|
|
|
|
|
};
|
|
|
|
|
|
2012-09-11 01:20:44 +08:00
|
|
|
ocp {
|
|
|
|
|
uart4: serial@49042000 {
|
|
|
|
|
compatible = "ti,omap3-uart";
|
2013-10-18 06:15:22 +08:00
|
|
|
reg = <0x49042000 0x400>;
|
|
|
|
|
interrupts = <80>;
|
|
|
|
|
dmas = <&sdma 81 &sdma 82>;
|
|
|
|
|
dma-names = "tx", "rx";
|
2012-09-11 01:20:44 +08:00
|
|
|
ti,hwmods = "uart4";
|
|
|
|
|
clock-frequency = <48000000>;
|
|
|
|
|
};
|
2014-01-08 06:01:39 +08:00
|
|
|
|
2014-03-03 22:50:21 +08:00
|
|
|
abb_mpu_iva: regulator-abb-mpu {
|
|
|
|
|
compatible = "ti,abb-v1";
|
|
|
|
|
regulator-name = "abb_mpu_iva";
|
|
|
|
|
#address-cell = <0>;
|
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
reg = <0x483072f0 0x8>, <0x48306818 0x4>;
|
|
|
|
|
reg-names = "base-address", "int-address";
|
|
|
|
|
ti,tranxdone-status-mask = <0x4000000>;
|
|
|
|
|
clocks = <&sys_ck>;
|
|
|
|
|
ti,settling-time = <30>;
|
|
|
|
|
ti,clock-cycles = <8>;
|
|
|
|
|
ti,abb_info = <
|
|
|
|
|
/*uV ABB efuse rbb_m fbb_m vset_m*/
|
|
|
|
|
1012500 0 0 0 0 0
|
|
|
|
|
1200000 0 0 0 0 0
|
|
|
|
|
1325000 0 0 0 0 0
|
|
|
|
|
1375000 1 0 0 0 0
|
|
|
|
|
>;
|
|
|
|
|
};
|
|
|
|
|
|
2014-01-08 06:01:39 +08:00
|
|
|
omap3_pmx_core2: pinmux@480025a0 {
|
|
|
|
|
compatible = "ti,omap3-padconf", "pinctrl-single";
|
|
|
|
|
reg = <0x480025a0 0x5c>;
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
#interrupt-cells = <1>;
|
|
|
|
|
interrupt-controller;
|
|
|
|
|
pinctrl-single,register-width = <16>;
|
|
|
|
|
pinctrl-single,function-mask = <0xff1f>;
|
|
|
|
|
};
|
2012-09-11 01:20:44 +08:00
|
|
|
};
|
|
|
|
|
};
|
2013-07-22 17:29:29 +08:00
|
|
|
|
2013-03-19 17:38:13 +08:00
|
|
|
/* OMAP3630 needs dss_96m_fck for VENC */
|
|
|
|
|
&venc {
|
|
|
|
|
clocks = <&dss_tv_fck>, <&dss_96m_fck>;
|
|
|
|
|
clock-names = "fck", "tv_dac_clk";
|
|
|
|
|
};
|
|
|
|
|
|
2013-07-22 17:29:29 +08:00
|
|
|
/include/ "omap34xx-omap36xx-clocks.dtsi"
|
|
|
|
|
/include/ "omap36xx-omap3430es2plus-clocks.dtsi"
|
2014-01-29 10:44:53 +08:00
|
|
|
/include/ "omap36xx-am35xx-omap3430es2plus-clocks.dtsi"
|
2014-02-13 16:58:32 +08:00
|
|
|
/include/ "omap36xx-clocks.dtsi"
|
