2014-10-22 06:23:01 +08:00
|
|
|
* BCM63xx UART
|
|
|
|
|
|
|
|
Required properties:
|
|
|
|
|
|
|
|
- compatible: "brcm,bcm6345-uart"
|
|
|
|
|
|
|
|
- reg: The base address of the UART register bank.
|
|
|
|
|
|
|
|
- interrupts: A single interrupt specifier.
|
|
|
|
|
|
|
|
- clocks: Clock driving the hardware; used to figure out the baud rate
|
|
|
|
divisor.
|
|
|
|
|
2017-09-20 19:14:04 +08:00
|
|
|
|
|
|
|
Optional properties:
|
|
|
|
|
|
|
|
- clock-names: Should be "refclk".
|
|
|
|
|
2014-10-22 06:23:01 +08:00
|
|
|
Example:
|
|
|
|
|
|
|
|
uart0: serial@14e00520 {
|
|
|
|
compatible = "brcm,bcm6345-uart";
|
|
|
|
reg = <0x14e00520 0x18>;
|
|
|
|
interrupt-parent = <&periph_intc>;
|
|
|
|
interrupts = <2>;
|
|
|
|
clocks = <&periph_clk>;
|
2017-09-20 19:14:04 +08:00
|
|
|
clock-names = "refclk";
|
2014-10-22 06:23:01 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
clocks {
|
|
|
|
periph_clk: periph_clk@0 {
|
|
|
|
compatible = "fixed-clock";
|
|
|
|
#clock-cells = <0>;
|
|
|
|
clock-frequency = <54000000>;
|
|
|
|
};
|
|
|
|
};
|