2017-10-05 11:50:22 +08:00
|
|
|
MediaTek SSUSBSYS controller
|
|
|
|
============================
|
|
|
|
|
|
|
|
The MediaTek SSUSBSYS controller provides various clocks to the system.
|
|
|
|
|
|
|
|
Required Properties:
|
|
|
|
|
|
|
|
- compatible: Should be:
|
|
|
|
- "mediatek,mt7622-ssusbsys", "syscon"
|
2018-11-05 16:43:56 +08:00
|
|
|
- "mediatek,mt7629-ssusbsys", "syscon"
|
2017-10-05 11:50:22 +08:00
|
|
|
- #clock-cells: Must be 1
|
2018-02-18 03:54:36 +08:00
|
|
|
- #reset-cells: Must be 1
|
2017-10-05 11:50:22 +08:00
|
|
|
|
|
|
|
The SSUSBSYS controller uses the common clk binding from
|
|
|
|
Documentation/devicetree/bindings/clock/clock-bindings.txt
|
|
|
|
The available clocks are defined in dt-bindings/clock/mt*-clk.h.
|
|
|
|
|
|
|
|
Example:
|
|
|
|
|
|
|
|
ssusbsys: ssusbsys@1a000000 {
|
|
|
|
compatible = "mediatek,mt7622-ssusbsys", "syscon";
|
|
|
|
reg = <0 0x1a000000 0 0x1000>;
|
|
|
|
#clock-cells = <1>;
|
2018-02-18 03:54:36 +08:00
|
|
|
#reset-cells = <1>;
|
2017-10-05 11:50:22 +08:00
|
|
|
};
|