2010-01-08 13:06:02 +08:00
|
|
|
/*
|
|
|
|
* Copyright (c) 2008-2009 Atheros Communications Inc.
|
|
|
|
*
|
|
|
|
* Permission to use, copy, modify, and/or distribute this software for any
|
|
|
|
* purpose with or without fee is hereby granted, provided that the above
|
|
|
|
* copyright notice and this permission notice appear in all copies.
|
|
|
|
*
|
|
|
|
* THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
|
|
|
|
* WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
|
|
|
|
* MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
|
|
|
|
* ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
|
|
|
|
* WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
|
|
|
|
* ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
|
|
|
|
* OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
|
|
|
|
*/
|
|
|
|
|
include cleanup: Update gfp.h and slab.h includes to prepare for breaking implicit slab.h inclusion from percpu.h
percpu.h is included by sched.h and module.h and thus ends up being
included when building most .c files. percpu.h includes slab.h which
in turn includes gfp.h making everything defined by the two files
universally available and complicating inclusion dependencies.
percpu.h -> slab.h dependency is about to be removed. Prepare for
this change by updating users of gfp and slab facilities include those
headers directly instead of assuming availability. As this conversion
needs to touch large number of source files, the following script is
used as the basis of conversion.
http://userweb.kernel.org/~tj/misc/slabh-sweep.py
The script does the followings.
* Scan files for gfp and slab usages and update includes such that
only the necessary includes are there. ie. if only gfp is used,
gfp.h, if slab is used, slab.h.
* When the script inserts a new include, it looks at the include
blocks and try to put the new include such that its order conforms
to its surrounding. It's put in the include block which contains
core kernel includes, in the same order that the rest are ordered -
alphabetical, Christmas tree, rev-Xmas-tree or at the end if there
doesn't seem to be any matching order.
* If the script can't find a place to put a new include (mostly
because the file doesn't have fitting include block), it prints out
an error message indicating which .h file needs to be added to the
file.
The conversion was done in the following steps.
1. The initial automatic conversion of all .c files updated slightly
over 4000 files, deleting around 700 includes and adding ~480 gfp.h
and ~3000 slab.h inclusions. The script emitted errors for ~400
files.
2. Each error was manually checked. Some didn't need the inclusion,
some needed manual addition while adding it to implementation .h or
embedding .c file was more appropriate for others. This step added
inclusions to around 150 files.
3. The script was run again and the output was compared to the edits
from #2 to make sure no file was left behind.
4. Several build tests were done and a couple of problems were fixed.
e.g. lib/decompress_*.c used malloc/free() wrappers around slab
APIs requiring slab.h to be added manually.
5. The script was run on all .h files but without automatically
editing them as sprinkling gfp.h and slab.h inclusions around .h
files could easily lead to inclusion dependency hell. Most gfp.h
inclusion directives were ignored as stuff from gfp.h was usually
wildly available and often used in preprocessor macros. Each
slab.h inclusion directive was examined and added manually as
necessary.
6. percpu.h was updated not to include slab.h.
7. Build test were done on the following configurations and failures
were fixed. CONFIG_GCOV_KERNEL was turned off for all tests (as my
distributed build env didn't work with gcov compiles) and a few
more options had to be turned off depending on archs to make things
build (like ipr on powerpc/64 which failed due to missing writeq).
* x86 and x86_64 UP and SMP allmodconfig and a custom test config.
* powerpc and powerpc64 SMP allmodconfig
* sparc and sparc64 SMP allmodconfig
* ia64 SMP allmodconfig
* s390 SMP allmodconfig
* alpha SMP allmodconfig
* um on x86_64 SMP allmodconfig
8. percpu.h modifications were reverted so that it could be applied as
a separate patch and serve as bisection point.
Given the fact that I had only a couple of failures from tests on step
6, I'm fairly confident about the coverage of this conversion patch.
If there is a breakage, it's likely to be something in one of the arch
headers which should be easily discoverable easily on most builds of
the specific arch.
Signed-off-by: Tejun Heo <tj@kernel.org>
Guess-its-ok-by: Christoph Lameter <cl@linux-foundation.org>
Cc: Ingo Molnar <mingo@redhat.com>
Cc: Lee Schermerhorn <Lee.Schermerhorn@hp.com>
2010-03-24 16:04:11 +08:00
|
|
|
#include <linux/slab.h>
|
|
|
|
|
2010-01-08 13:06:02 +08:00
|
|
|
#include "ath9k.h"
|
|
|
|
|
|
|
|
static char *dev_info = "ath9k";
|
|
|
|
|
|
|
|
MODULE_AUTHOR("Atheros Communications");
|
|
|
|
MODULE_DESCRIPTION("Support for Atheros 802.11n wireless LAN cards.");
|
|
|
|
MODULE_SUPPORTED_DEVICE("Atheros 802.11n WLAN cards");
|
|
|
|
MODULE_LICENSE("Dual BSD/GPL");
|
|
|
|
|
|
|
|
static unsigned int ath9k_debug = ATH_DBG_DEFAULT;
|
|
|
|
module_param_named(debug, ath9k_debug, uint, 0);
|
|
|
|
MODULE_PARM_DESC(debug, "Debugging mask");
|
|
|
|
|
|
|
|
int modparam_nohwcrypt;
|
|
|
|
module_param_named(nohwcrypt, modparam_nohwcrypt, int, 0444);
|
|
|
|
MODULE_PARM_DESC(nohwcrypt, "Disable hardware encryption");
|
|
|
|
|
2010-08-25 22:04:52 +08:00
|
|
|
int led_blink;
|
2010-06-22 14:22:37 +08:00
|
|
|
module_param_named(blink, led_blink, int, 0444);
|
|
|
|
MODULE_PARM_DESC(blink, "Enable LED blink on activity");
|
|
|
|
|
2010-01-08 13:06:02 +08:00
|
|
|
/* We use the hw_value as an index into our private channel structure */
|
|
|
|
|
|
|
|
#define CHAN2G(_freq, _idx) { \
|
|
|
|
.center_freq = (_freq), \
|
|
|
|
.hw_value = (_idx), \
|
|
|
|
.max_power = 20, \
|
|
|
|
}
|
|
|
|
|
|
|
|
#define CHAN5G(_freq, _idx) { \
|
|
|
|
.band = IEEE80211_BAND_5GHZ, \
|
|
|
|
.center_freq = (_freq), \
|
|
|
|
.hw_value = (_idx), \
|
|
|
|
.max_power = 20, \
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Some 2 GHz radios are actually tunable on 2312-2732
|
|
|
|
* on 5 MHz steps, we support the channels which we know
|
|
|
|
* we have calibration data for all cards though to make
|
|
|
|
* this static */
|
2010-10-01 07:06:53 +08:00
|
|
|
static const struct ieee80211_channel ath9k_2ghz_chantable[] = {
|
2010-01-08 13:06:02 +08:00
|
|
|
CHAN2G(2412, 0), /* Channel 1 */
|
|
|
|
CHAN2G(2417, 1), /* Channel 2 */
|
|
|
|
CHAN2G(2422, 2), /* Channel 3 */
|
|
|
|
CHAN2G(2427, 3), /* Channel 4 */
|
|
|
|
CHAN2G(2432, 4), /* Channel 5 */
|
|
|
|
CHAN2G(2437, 5), /* Channel 6 */
|
|
|
|
CHAN2G(2442, 6), /* Channel 7 */
|
|
|
|
CHAN2G(2447, 7), /* Channel 8 */
|
|
|
|
CHAN2G(2452, 8), /* Channel 9 */
|
|
|
|
CHAN2G(2457, 9), /* Channel 10 */
|
|
|
|
CHAN2G(2462, 10), /* Channel 11 */
|
|
|
|
CHAN2G(2467, 11), /* Channel 12 */
|
|
|
|
CHAN2G(2472, 12), /* Channel 13 */
|
|
|
|
CHAN2G(2484, 13), /* Channel 14 */
|
|
|
|
};
|
|
|
|
|
|
|
|
/* Some 5 GHz radios are actually tunable on XXXX-YYYY
|
|
|
|
* on 5 MHz steps, we support the channels which we know
|
|
|
|
* we have calibration data for all cards though to make
|
|
|
|
* this static */
|
2010-10-01 07:06:53 +08:00
|
|
|
static const struct ieee80211_channel ath9k_5ghz_chantable[] = {
|
2010-01-08 13:06:02 +08:00
|
|
|
/* _We_ call this UNII 1 */
|
|
|
|
CHAN5G(5180, 14), /* Channel 36 */
|
|
|
|
CHAN5G(5200, 15), /* Channel 40 */
|
|
|
|
CHAN5G(5220, 16), /* Channel 44 */
|
|
|
|
CHAN5G(5240, 17), /* Channel 48 */
|
|
|
|
/* _We_ call this UNII 2 */
|
|
|
|
CHAN5G(5260, 18), /* Channel 52 */
|
|
|
|
CHAN5G(5280, 19), /* Channel 56 */
|
|
|
|
CHAN5G(5300, 20), /* Channel 60 */
|
|
|
|
CHAN5G(5320, 21), /* Channel 64 */
|
|
|
|
/* _We_ call this "Middle band" */
|
|
|
|
CHAN5G(5500, 22), /* Channel 100 */
|
|
|
|
CHAN5G(5520, 23), /* Channel 104 */
|
|
|
|
CHAN5G(5540, 24), /* Channel 108 */
|
|
|
|
CHAN5G(5560, 25), /* Channel 112 */
|
|
|
|
CHAN5G(5580, 26), /* Channel 116 */
|
|
|
|
CHAN5G(5600, 27), /* Channel 120 */
|
|
|
|
CHAN5G(5620, 28), /* Channel 124 */
|
|
|
|
CHAN5G(5640, 29), /* Channel 128 */
|
|
|
|
CHAN5G(5660, 30), /* Channel 132 */
|
|
|
|
CHAN5G(5680, 31), /* Channel 136 */
|
|
|
|
CHAN5G(5700, 32), /* Channel 140 */
|
|
|
|
/* _We_ call this UNII 3 */
|
|
|
|
CHAN5G(5745, 33), /* Channel 149 */
|
|
|
|
CHAN5G(5765, 34), /* Channel 153 */
|
|
|
|
CHAN5G(5785, 35), /* Channel 157 */
|
|
|
|
CHAN5G(5805, 36), /* Channel 161 */
|
|
|
|
CHAN5G(5825, 37), /* Channel 165 */
|
|
|
|
};
|
|
|
|
|
|
|
|
/* Atheros hardware rate code addition for short premble */
|
|
|
|
#define SHPCHECK(__hw_rate, __flags) \
|
|
|
|
((__flags & IEEE80211_RATE_SHORT_PREAMBLE) ? (__hw_rate | 0x04 ) : 0)
|
|
|
|
|
|
|
|
#define RATE(_bitrate, _hw_rate, _flags) { \
|
|
|
|
.bitrate = (_bitrate), \
|
|
|
|
.flags = (_flags), \
|
|
|
|
.hw_value = (_hw_rate), \
|
|
|
|
.hw_value_short = (SHPCHECK(_hw_rate, _flags)) \
|
|
|
|
}
|
|
|
|
|
|
|
|
static struct ieee80211_rate ath9k_legacy_rates[] = {
|
|
|
|
RATE(10, 0x1b, 0),
|
|
|
|
RATE(20, 0x1a, IEEE80211_RATE_SHORT_PREAMBLE),
|
|
|
|
RATE(55, 0x19, IEEE80211_RATE_SHORT_PREAMBLE),
|
|
|
|
RATE(110, 0x18, IEEE80211_RATE_SHORT_PREAMBLE),
|
|
|
|
RATE(60, 0x0b, 0),
|
|
|
|
RATE(90, 0x0f, 0),
|
|
|
|
RATE(120, 0x0a, 0),
|
|
|
|
RATE(180, 0x0e, 0),
|
|
|
|
RATE(240, 0x09, 0),
|
|
|
|
RATE(360, 0x0d, 0),
|
|
|
|
RATE(480, 0x08, 0),
|
|
|
|
RATE(540, 0x0c, 0),
|
|
|
|
};
|
|
|
|
|
2010-01-08 13:06:07 +08:00
|
|
|
static void ath9k_deinit_softc(struct ath_softc *sc);
|
2010-01-08 13:06:02 +08:00
|
|
|
|
|
|
|
/*
|
|
|
|
* Read and write, they both share the same lock. We do this to serialize
|
|
|
|
* reads and writes on Atheros 802.11n PCI devices only. This is required
|
|
|
|
* as the FIFO on these devices can only accept sanely 2 requests.
|
|
|
|
*/
|
|
|
|
|
|
|
|
static void ath9k_iowrite32(void *hw_priv, u32 val, u32 reg_offset)
|
|
|
|
{
|
|
|
|
struct ath_hw *ah = (struct ath_hw *) hw_priv;
|
|
|
|
struct ath_common *common = ath9k_hw_common(ah);
|
|
|
|
struct ath_softc *sc = (struct ath_softc *) common->priv;
|
|
|
|
|
|
|
|
if (ah->config.serialize_regmode == SER_REG_MODE_ON) {
|
|
|
|
unsigned long flags;
|
|
|
|
spin_lock_irqsave(&sc->sc_serial_rw, flags);
|
|
|
|
iowrite32(val, sc->mem + reg_offset);
|
|
|
|
spin_unlock_irqrestore(&sc->sc_serial_rw, flags);
|
|
|
|
} else
|
|
|
|
iowrite32(val, sc->mem + reg_offset);
|
|
|
|
}
|
|
|
|
|
|
|
|
static unsigned int ath9k_ioread32(void *hw_priv, u32 reg_offset)
|
|
|
|
{
|
|
|
|
struct ath_hw *ah = (struct ath_hw *) hw_priv;
|
|
|
|
struct ath_common *common = ath9k_hw_common(ah);
|
|
|
|
struct ath_softc *sc = (struct ath_softc *) common->priv;
|
|
|
|
u32 val;
|
|
|
|
|
|
|
|
if (ah->config.serialize_regmode == SER_REG_MODE_ON) {
|
|
|
|
unsigned long flags;
|
|
|
|
spin_lock_irqsave(&sc->sc_serial_rw, flags);
|
|
|
|
val = ioread32(sc->mem + reg_offset);
|
|
|
|
spin_unlock_irqrestore(&sc->sc_serial_rw, flags);
|
|
|
|
} else
|
|
|
|
val = ioread32(sc->mem + reg_offset);
|
|
|
|
return val;
|
|
|
|
}
|
|
|
|
|
|
|
|
static const struct ath_ops ath9k_common_ops = {
|
|
|
|
.read = ath9k_ioread32,
|
|
|
|
.write = ath9k_iowrite32,
|
|
|
|
};
|
|
|
|
|
|
|
|
/**************************/
|
|
|
|
/* Initialization */
|
|
|
|
/**************************/
|
|
|
|
|
|
|
|
static void setup_ht_cap(struct ath_softc *sc,
|
|
|
|
struct ieee80211_sta_ht_cap *ht_info)
|
|
|
|
{
|
2010-04-20 01:57:34 +08:00
|
|
|
struct ath_hw *ah = sc->sc_ah;
|
|
|
|
struct ath_common *common = ath9k_hw_common(ah);
|
2010-01-08 13:06:02 +08:00
|
|
|
u8 tx_streams, rx_streams;
|
2010-04-20 01:57:34 +08:00
|
|
|
int i, max_streams;
|
2010-01-08 13:06:02 +08:00
|
|
|
|
|
|
|
ht_info->ht_supported = true;
|
|
|
|
ht_info->cap = IEEE80211_HT_CAP_SUP_WIDTH_20_40 |
|
|
|
|
IEEE80211_HT_CAP_SM_PS |
|
|
|
|
IEEE80211_HT_CAP_SGI_40 |
|
|
|
|
IEEE80211_HT_CAP_DSSSCCK40;
|
|
|
|
|
2010-04-16 05:39:39 +08:00
|
|
|
if (sc->sc_ah->caps.hw_caps & ATH9K_HW_CAP_LDPC)
|
|
|
|
ht_info->cap |= IEEE80211_HT_CAP_LDPC_CODING;
|
|
|
|
|
2010-05-14 09:42:38 +08:00
|
|
|
if (sc->sc_ah->caps.hw_caps & ATH9K_HW_CAP_SGI_20)
|
|
|
|
ht_info->cap |= IEEE80211_HT_CAP_SGI_20;
|
|
|
|
|
2010-01-08 13:06:02 +08:00
|
|
|
ht_info->ampdu_factor = IEEE80211_HT_MAX_AMPDU_64K;
|
|
|
|
ht_info->ampdu_density = IEEE80211_HT_MPDU_DENSITY_8;
|
|
|
|
|
2010-04-20 01:57:34 +08:00
|
|
|
if (AR_SREV_9300_20_OR_LATER(ah))
|
|
|
|
max_streams = 3;
|
|
|
|
else
|
|
|
|
max_streams = 2;
|
|
|
|
|
2010-09-22 18:34:52 +08:00
|
|
|
if (AR_SREV_9280_20_OR_LATER(ah)) {
|
2010-04-20 01:57:36 +08:00
|
|
|
if (max_streams >= 2)
|
|
|
|
ht_info->cap |= IEEE80211_HT_CAP_TX_STBC;
|
|
|
|
ht_info->cap |= (1 << IEEE80211_HT_CAP_RX_STBC_SHIFT);
|
|
|
|
}
|
|
|
|
|
2010-01-08 13:06:02 +08:00
|
|
|
/* set up supported mcs set */
|
|
|
|
memset(&ht_info->mcs, 0, sizeof(ht_info->mcs));
|
2010-06-02 18:23:37 +08:00
|
|
|
tx_streams = ath9k_cmn_count_streams(common->tx_chainmask, max_streams);
|
|
|
|
rx_streams = ath9k_cmn_count_streams(common->rx_chainmask, max_streams);
|
2010-04-20 01:57:34 +08:00
|
|
|
|
|
|
|
ath_print(common, ATH_DBG_CONFIG,
|
|
|
|
"TX streams %d, RX streams: %d\n",
|
|
|
|
tx_streams, rx_streams);
|
2010-01-08 13:06:02 +08:00
|
|
|
|
|
|
|
if (tx_streams != rx_streams) {
|
|
|
|
ht_info->mcs.tx_params |= IEEE80211_HT_MCS_TX_RX_DIFF;
|
|
|
|
ht_info->mcs.tx_params |= ((tx_streams - 1) <<
|
|
|
|
IEEE80211_HT_MCS_TX_MAX_STREAMS_SHIFT);
|
|
|
|
}
|
|
|
|
|
2010-04-20 01:57:34 +08:00
|
|
|
for (i = 0; i < rx_streams; i++)
|
|
|
|
ht_info->mcs.rx_mask[i] = 0xff;
|
2010-01-08 13:06:02 +08:00
|
|
|
|
|
|
|
ht_info->mcs.tx_params |= IEEE80211_HT_MCS_TX_DEFINED;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int ath9k_reg_notifier(struct wiphy *wiphy,
|
|
|
|
struct regulatory_request *request)
|
|
|
|
{
|
|
|
|
struct ieee80211_hw *hw = wiphy_to_ieee80211_hw(wiphy);
|
|
|
|
struct ath_wiphy *aphy = hw->priv;
|
|
|
|
struct ath_softc *sc = aphy->sc;
|
|
|
|
struct ath_regulatory *reg = ath9k_hw_regulatory(sc->sc_ah);
|
|
|
|
|
|
|
|
return ath_reg_notifier_apply(wiphy, request, reg);
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* This function will allocate both the DMA descriptor structure, and the
|
|
|
|
* buffers it contains. These are used to contain the descriptors used
|
|
|
|
* by the system.
|
|
|
|
*/
|
|
|
|
int ath_descdma_setup(struct ath_softc *sc, struct ath_descdma *dd,
|
|
|
|
struct list_head *head, const char *name,
|
2010-04-16 05:39:33 +08:00
|
|
|
int nbuf, int ndesc, bool is_tx)
|
2010-01-08 13:06:02 +08:00
|
|
|
{
|
|
|
|
#define DS2PHYS(_dd, _ds) \
|
|
|
|
((_dd)->dd_desc_paddr + ((caddr_t)(_ds) - (caddr_t)(_dd)->dd_desc))
|
|
|
|
#define ATH_DESC_4KB_BOUND_CHECK(_daddr) ((((_daddr) & 0xFFF) > 0xF7F) ? 1 : 0)
|
|
|
|
#define ATH_DESC_4KB_BOUND_NUM_SKIPPED(_len) ((_len) / 4096)
|
|
|
|
struct ath_common *common = ath9k_hw_common(sc->sc_ah);
|
2010-04-16 05:39:33 +08:00
|
|
|
u8 *ds;
|
2010-01-08 13:06:02 +08:00
|
|
|
struct ath_buf *bf;
|
2010-04-16 05:39:33 +08:00
|
|
|
int i, bsize, error, desc_len;
|
2010-01-08 13:06:02 +08:00
|
|
|
|
|
|
|
ath_print(common, ATH_DBG_CONFIG, "%s DMA: %u buffers %u desc/buf\n",
|
|
|
|
name, nbuf, ndesc);
|
|
|
|
|
|
|
|
INIT_LIST_HEAD(head);
|
2010-04-16 05:39:33 +08:00
|
|
|
|
|
|
|
if (is_tx)
|
|
|
|
desc_len = sc->sc_ah->caps.tx_desc_len;
|
|
|
|
else
|
|
|
|
desc_len = sizeof(struct ath_desc);
|
|
|
|
|
2010-01-08 13:06:02 +08:00
|
|
|
/* ath_desc must be a multiple of DWORDs */
|
2010-04-16 05:39:33 +08:00
|
|
|
if ((desc_len % 4) != 0) {
|
2010-01-08 13:06:02 +08:00
|
|
|
ath_print(common, ATH_DBG_FATAL,
|
|
|
|
"ath_desc not DWORD aligned\n");
|
2010-04-16 05:39:33 +08:00
|
|
|
BUG_ON((desc_len % 4) != 0);
|
2010-01-08 13:06:02 +08:00
|
|
|
error = -ENOMEM;
|
|
|
|
goto fail;
|
|
|
|
}
|
|
|
|
|
2010-04-16 05:39:33 +08:00
|
|
|
dd->dd_desc_len = desc_len * nbuf * ndesc;
|
2010-01-08 13:06:02 +08:00
|
|
|
|
|
|
|
/*
|
|
|
|
* Need additional DMA memory because we can't use
|
|
|
|
* descriptors that cross the 4K page boundary. Assume
|
|
|
|
* one skipped descriptor per 4K page.
|
|
|
|
*/
|
|
|
|
if (!(sc->sc_ah->caps.hw_caps & ATH9K_HW_CAP_4KB_SPLITTRANS)) {
|
|
|
|
u32 ndesc_skipped =
|
|
|
|
ATH_DESC_4KB_BOUND_NUM_SKIPPED(dd->dd_desc_len);
|
|
|
|
u32 dma_len;
|
|
|
|
|
|
|
|
while (ndesc_skipped) {
|
2010-04-16 05:39:33 +08:00
|
|
|
dma_len = ndesc_skipped * desc_len;
|
2010-01-08 13:06:02 +08:00
|
|
|
dd->dd_desc_len += dma_len;
|
|
|
|
|
|
|
|
ndesc_skipped = ATH_DESC_4KB_BOUND_NUM_SKIPPED(dma_len);
|
2010-05-18 13:47:34 +08:00
|
|
|
}
|
2010-01-08 13:06:02 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
/* allocate descriptors */
|
|
|
|
dd->dd_desc = dma_alloc_coherent(sc->dev, dd->dd_desc_len,
|
|
|
|
&dd->dd_desc_paddr, GFP_KERNEL);
|
|
|
|
if (dd->dd_desc == NULL) {
|
|
|
|
error = -ENOMEM;
|
|
|
|
goto fail;
|
|
|
|
}
|
2010-04-16 05:39:33 +08:00
|
|
|
ds = (u8 *) dd->dd_desc;
|
2010-01-08 13:06:02 +08:00
|
|
|
ath_print(common, ATH_DBG_CONFIG, "%s DMA map: %p (%u) -> %llx (%u)\n",
|
|
|
|
name, ds, (u32) dd->dd_desc_len,
|
|
|
|
ito64(dd->dd_desc_paddr), /*XXX*/(u32) dd->dd_desc_len);
|
|
|
|
|
|
|
|
/* allocate buffers */
|
|
|
|
bsize = sizeof(struct ath_buf) * nbuf;
|
|
|
|
bf = kzalloc(bsize, GFP_KERNEL);
|
|
|
|
if (bf == NULL) {
|
|
|
|
error = -ENOMEM;
|
|
|
|
goto fail2;
|
|
|
|
}
|
|
|
|
dd->dd_bufptr = bf;
|
|
|
|
|
2010-04-16 05:39:33 +08:00
|
|
|
for (i = 0; i < nbuf; i++, bf++, ds += (desc_len * ndesc)) {
|
2010-01-08 13:06:02 +08:00
|
|
|
bf->bf_desc = ds;
|
|
|
|
bf->bf_daddr = DS2PHYS(dd, ds);
|
|
|
|
|
|
|
|
if (!(sc->sc_ah->caps.hw_caps &
|
|
|
|
ATH9K_HW_CAP_4KB_SPLITTRANS)) {
|
|
|
|
/*
|
|
|
|
* Skip descriptor addresses which can cause 4KB
|
|
|
|
* boundary crossing (addr + length) with a 32 dword
|
|
|
|
* descriptor fetch.
|
|
|
|
*/
|
|
|
|
while (ATH_DESC_4KB_BOUND_CHECK(bf->bf_daddr)) {
|
|
|
|
BUG_ON((caddr_t) bf->bf_desc >=
|
|
|
|
((caddr_t) dd->dd_desc +
|
|
|
|
dd->dd_desc_len));
|
|
|
|
|
2010-04-16 05:39:33 +08:00
|
|
|
ds += (desc_len * ndesc);
|
2010-01-08 13:06:02 +08:00
|
|
|
bf->bf_desc = ds;
|
|
|
|
bf->bf_daddr = DS2PHYS(dd, ds);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
list_add_tail(&bf->list, head);
|
|
|
|
}
|
|
|
|
return 0;
|
|
|
|
fail2:
|
|
|
|
dma_free_coherent(sc->dev, dd->dd_desc_len, dd->dd_desc,
|
|
|
|
dd->dd_desc_paddr);
|
|
|
|
fail:
|
|
|
|
memset(dd, 0, sizeof(*dd));
|
|
|
|
return error;
|
|
|
|
#undef ATH_DESC_4KB_BOUND_CHECK
|
|
|
|
#undef ATH_DESC_4KB_BOUND_NUM_SKIPPED
|
|
|
|
#undef DS2PHYS
|
|
|
|
}
|
|
|
|
|
2010-01-08 13:06:07 +08:00
|
|
|
static void ath9k_init_crypto(struct ath_softc *sc)
|
2010-01-08 13:06:02 +08:00
|
|
|
{
|
2010-01-08 13:06:07 +08:00
|
|
|
struct ath_common *common = ath9k_hw_common(sc->sc_ah);
|
|
|
|
int i = 0;
|
2010-01-08 13:06:02 +08:00
|
|
|
|
|
|
|
/* Get the hardware key cache size. */
|
2010-01-08 13:06:07 +08:00
|
|
|
common->keymax = sc->sc_ah->caps.keycache_size;
|
2010-01-08 13:06:02 +08:00
|
|
|
if (common->keymax > ATH_KEYMAX) {
|
|
|
|
ath_print(common, ATH_DBG_ANY,
|
|
|
|
"Warning, using only %u entries in %u key cache\n",
|
|
|
|
ATH_KEYMAX, common->keymax);
|
|
|
|
common->keymax = ATH_KEYMAX;
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Reset the key cache since some parts do not
|
|
|
|
* reset the contents on initial power up.
|
|
|
|
*/
|
|
|
|
for (i = 0; i < common->keymax; i++)
|
2010-09-08 15:05:04 +08:00
|
|
|
ath_hw_keyreset(common, (u16) i);
|
2010-01-08 13:06:02 +08:00
|
|
|
|
|
|
|
/*
|
2010-01-08 13:06:07 +08:00
|
|
|
* Check whether the separate key cache entries
|
|
|
|
* are required to handle both tx+rx MIC keys.
|
|
|
|
* With split mic keys the number of stations is limited
|
|
|
|
* to 27 otherwise 59.
|
2010-01-08 13:06:02 +08:00
|
|
|
*/
|
2010-09-08 15:04:54 +08:00
|
|
|
if (sc->sc_ah->misc_mode & AR_PCU_MIC_NEW_LOC_ENA)
|
|
|
|
common->crypt_caps |= ATH_CRYPT_CAP_MIC_COMBINED;
|
2010-01-08 13:06:07 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
static int ath9k_init_btcoex(struct ath_softc *sc)
|
|
|
|
{
|
|
|
|
int r, qnum;
|
|
|
|
|
|
|
|
switch (sc->sc_ah->btcoex_hw.scheme) {
|
|
|
|
case ATH_BTCOEX_CFG_NONE:
|
|
|
|
break;
|
|
|
|
case ATH_BTCOEX_CFG_2WIRE:
|
|
|
|
ath9k_hw_btcoex_init_2wire(sc->sc_ah);
|
|
|
|
break;
|
|
|
|
case ATH_BTCOEX_CFG_3WIRE:
|
|
|
|
ath9k_hw_btcoex_init_3wire(sc->sc_ah);
|
|
|
|
r = ath_init_btcoex_timer(sc);
|
|
|
|
if (r)
|
|
|
|
return -1;
|
2010-06-12 12:33:51 +08:00
|
|
|
qnum = sc->tx.hwq_map[WME_AC_BE];
|
2010-01-08 13:06:07 +08:00
|
|
|
ath9k_hw_init_btcoex_hw(sc->sc_ah, qnum);
|
|
|
|
sc->btcoex.bt_stomp_type = ATH_BTCOEX_STOMP_LOW;
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
WARN_ON(1);
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int ath9k_init_queues(struct ath_softc *sc)
|
|
|
|
{
|
|
|
|
struct ath_common *common = ath9k_hw_common(sc->sc_ah);
|
|
|
|
int i = 0;
|
|
|
|
|
|
|
|
for (i = 0; i < ARRAY_SIZE(sc->tx.hwq_map); i++)
|
|
|
|
sc->tx.hwq_map[i] = -1;
|
|
|
|
|
|
|
|
sc->beacon.beaconq = ath9k_hw_beaconq_setup(sc->sc_ah);
|
2010-01-08 13:06:02 +08:00
|
|
|
if (sc->beacon.beaconq == -1) {
|
|
|
|
ath_print(common, ATH_DBG_FATAL,
|
|
|
|
"Unable to setup a beacon xmit queue\n");
|
2010-01-08 13:06:07 +08:00
|
|
|
goto err;
|
2010-01-08 13:06:02 +08:00
|
|
|
}
|
2010-01-08 13:06:07 +08:00
|
|
|
|
2010-01-08 13:06:02 +08:00
|
|
|
sc->beacon.cabq = ath_txq_setup(sc, ATH9K_TX_QUEUE_CAB, 0);
|
|
|
|
if (sc->beacon.cabq == NULL) {
|
|
|
|
ath_print(common, ATH_DBG_FATAL,
|
|
|
|
"Unable to setup CAB xmit queue\n");
|
2010-01-08 13:06:07 +08:00
|
|
|
goto err;
|
2010-01-08 13:06:02 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
sc->config.cabqReadytime = ATH_CABQ_READY_TIME;
|
|
|
|
ath_cabq_update(sc);
|
|
|
|
|
2010-06-12 12:33:51 +08:00
|
|
|
if (!ath_tx_setup(sc, WME_AC_BK)) {
|
2010-01-08 13:06:02 +08:00
|
|
|
ath_print(common, ATH_DBG_FATAL,
|
|
|
|
"Unable to setup xmit queue for BK traffic\n");
|
2010-01-08 13:06:07 +08:00
|
|
|
goto err;
|
2010-01-08 13:06:02 +08:00
|
|
|
}
|
|
|
|
|
2010-06-12 12:33:51 +08:00
|
|
|
if (!ath_tx_setup(sc, WME_AC_BE)) {
|
2010-01-08 13:06:02 +08:00
|
|
|
ath_print(common, ATH_DBG_FATAL,
|
|
|
|
"Unable to setup xmit queue for BE traffic\n");
|
2010-01-08 13:06:07 +08:00
|
|
|
goto err;
|
2010-01-08 13:06:02 +08:00
|
|
|
}
|
2010-06-12 12:33:51 +08:00
|
|
|
if (!ath_tx_setup(sc, WME_AC_VI)) {
|
2010-01-08 13:06:02 +08:00
|
|
|
ath_print(common, ATH_DBG_FATAL,
|
|
|
|
"Unable to setup xmit queue for VI traffic\n");
|
2010-01-08 13:06:07 +08:00
|
|
|
goto err;
|
2010-01-08 13:06:02 +08:00
|
|
|
}
|
2010-06-12 12:33:51 +08:00
|
|
|
if (!ath_tx_setup(sc, WME_AC_VO)) {
|
2010-01-08 13:06:02 +08:00
|
|
|
ath_print(common, ATH_DBG_FATAL,
|
|
|
|
"Unable to setup xmit queue for VO traffic\n");
|
2010-01-08 13:06:07 +08:00
|
|
|
goto err;
|
2010-01-08 13:06:02 +08:00
|
|
|
}
|
|
|
|
|
2010-01-08 13:06:07 +08:00
|
|
|
return 0;
|
2010-01-08 13:06:02 +08:00
|
|
|
|
2010-01-08 13:06:07 +08:00
|
|
|
err:
|
|
|
|
for (i = 0; i < ATH9K_NUM_TX_QUEUES; i++)
|
|
|
|
if (ATH_TXQ_SETUP(sc, i))
|
|
|
|
ath_tx_cleanupq(sc, &sc->tx.txq[i]);
|
2010-01-08 13:06:02 +08:00
|
|
|
|
2010-01-08 13:06:07 +08:00
|
|
|
return -EIO;
|
|
|
|
}
|
|
|
|
|
2010-10-01 07:06:53 +08:00
|
|
|
static int ath9k_init_channels_rates(struct ath_softc *sc)
|
2010-01-08 13:06:07 +08:00
|
|
|
{
|
2010-10-01 07:06:53 +08:00
|
|
|
void *channels;
|
|
|
|
|
2010-10-09 08:39:30 +08:00
|
|
|
BUILD_BUG_ON(ARRAY_SIZE(ath9k_2ghz_chantable) +
|
|
|
|
ARRAY_SIZE(ath9k_5ghz_chantable) !=
|
|
|
|
ATH9K_NUM_CHANNELS);
|
|
|
|
|
2010-10-14 22:02:39 +08:00
|
|
|
if (sc->sc_ah->caps.hw_caps & ATH9K_HW_CAP_2GHZ) {
|
2010-10-01 07:06:53 +08:00
|
|
|
channels = kmemdup(ath9k_2ghz_chantable,
|
|
|
|
sizeof(ath9k_2ghz_chantable), GFP_KERNEL);
|
|
|
|
if (!channels)
|
|
|
|
return -ENOMEM;
|
|
|
|
|
|
|
|
sc->sbands[IEEE80211_BAND_2GHZ].channels = channels;
|
2010-01-08 13:06:07 +08:00
|
|
|
sc->sbands[IEEE80211_BAND_2GHZ].band = IEEE80211_BAND_2GHZ;
|
|
|
|
sc->sbands[IEEE80211_BAND_2GHZ].n_channels =
|
|
|
|
ARRAY_SIZE(ath9k_2ghz_chantable);
|
|
|
|
sc->sbands[IEEE80211_BAND_2GHZ].bitrates = ath9k_legacy_rates;
|
|
|
|
sc->sbands[IEEE80211_BAND_2GHZ].n_bitrates =
|
|
|
|
ARRAY_SIZE(ath9k_legacy_rates);
|
2010-01-08 13:06:02 +08:00
|
|
|
}
|
|
|
|
|
2010-10-14 22:02:39 +08:00
|
|
|
if (sc->sc_ah->caps.hw_caps & ATH9K_HW_CAP_5GHZ) {
|
2010-10-01 07:06:53 +08:00
|
|
|
channels = kmemdup(ath9k_5ghz_chantable,
|
|
|
|
sizeof(ath9k_5ghz_chantable), GFP_KERNEL);
|
|
|
|
if (!channels) {
|
|
|
|
if (sc->sbands[IEEE80211_BAND_2GHZ].channels)
|
|
|
|
kfree(sc->sbands[IEEE80211_BAND_2GHZ].channels);
|
|
|
|
return -ENOMEM;
|
|
|
|
}
|
|
|
|
|
|
|
|
sc->sbands[IEEE80211_BAND_5GHZ].channels = channels;
|
2010-01-08 13:06:07 +08:00
|
|
|
sc->sbands[IEEE80211_BAND_5GHZ].band = IEEE80211_BAND_5GHZ;
|
|
|
|
sc->sbands[IEEE80211_BAND_5GHZ].n_channels =
|
|
|
|
ARRAY_SIZE(ath9k_5ghz_chantable);
|
|
|
|
sc->sbands[IEEE80211_BAND_5GHZ].bitrates =
|
|
|
|
ath9k_legacy_rates + 4;
|
|
|
|
sc->sbands[IEEE80211_BAND_5GHZ].n_bitrates =
|
|
|
|
ARRAY_SIZE(ath9k_legacy_rates) - 4;
|
|
|
|
}
|
2010-10-01 07:06:53 +08:00
|
|
|
return 0;
|
2010-01-08 13:06:07 +08:00
|
|
|
}
|
2010-01-08 13:06:02 +08:00
|
|
|
|
2010-01-08 13:06:07 +08:00
|
|
|
static void ath9k_init_misc(struct ath_softc *sc)
|
|
|
|
{
|
|
|
|
struct ath_common *common = ath9k_hw_common(sc->sc_ah);
|
|
|
|
int i = 0;
|
|
|
|
|
|
|
|
setup_timer(&common->ani.timer, ath_ani_calibrate, (unsigned long)sc);
|
2010-01-08 13:06:02 +08:00
|
|
|
|
|
|
|
sc->config.txpowlimit = ATH_TXPOWER_MAX;
|
|
|
|
|
2010-01-08 13:06:07 +08:00
|
|
|
if (sc->sc_ah->caps.hw_caps & ATH9K_HW_CAP_HT) {
|
2010-01-08 13:06:02 +08:00
|
|
|
sc->sc_flags |= SC_OP_TXAGGR;
|
|
|
|
sc->sc_flags |= SC_OP_RXAGGR;
|
|
|
|
}
|
|
|
|
|
2010-01-08 13:06:07 +08:00
|
|
|
common->tx_chainmask = sc->sc_ah->caps.tx_chainmask;
|
|
|
|
common->rx_chainmask = sc->sc_ah->caps.rx_chainmask;
|
2010-01-08 13:06:02 +08:00
|
|
|
|
2010-04-16 05:38:14 +08:00
|
|
|
ath9k_hw_set_diversity(sc->sc_ah, true);
|
2010-01-08 13:06:07 +08:00
|
|
|
sc->rx.defant = ath9k_hw_getdefantenna(sc->sc_ah);
|
2010-01-08 13:06:02 +08:00
|
|
|
|
2010-09-15 02:22:44 +08:00
|
|
|
memcpy(common->bssidmask, ath_bcast_mac, ETH_ALEN);
|
2010-01-08 13:06:02 +08:00
|
|
|
|
2010-01-08 13:06:07 +08:00
|
|
|
sc->beacon.slottime = ATH9K_SLOT_TIME_9;
|
2010-01-08 13:06:02 +08:00
|
|
|
|
|
|
|
for (i = 0; i < ARRAY_SIZE(sc->beacon.bslot); i++) {
|
|
|
|
sc->beacon.bslot[i] = NULL;
|
|
|
|
sc->beacon.bslot_aphy[i] = NULL;
|
|
|
|
}
|
2010-09-02 16:34:43 +08:00
|
|
|
|
|
|
|
if (sc->sc_ah->caps.hw_caps & ATH9K_HW_CAP_ANT_DIV_COMB)
|
|
|
|
sc->ant_comb.count = ATH_ANT_DIV_COMB_INIT_COUNT;
|
2010-01-08 13:06:07 +08:00
|
|
|
}
|
2010-01-08 13:06:02 +08:00
|
|
|
|
2010-01-08 13:06:07 +08:00
|
|
|
static int ath9k_init_softc(u16 devid, struct ath_softc *sc, u16 subsysid,
|
|
|
|
const struct ath_bus_ops *bus_ops)
|
|
|
|
{
|
|
|
|
struct ath_hw *ah = NULL;
|
|
|
|
struct ath_common *common;
|
|
|
|
int ret = 0, i;
|
|
|
|
int csz = 0;
|
2010-01-08 13:06:02 +08:00
|
|
|
|
2010-01-08 13:06:07 +08:00
|
|
|
ah = kzalloc(sizeof(struct ath_hw), GFP_KERNEL);
|
|
|
|
if (!ah)
|
|
|
|
return -ENOMEM;
|
|
|
|
|
|
|
|
ah->hw_version.devid = devid;
|
|
|
|
ah->hw_version.subsysid = subsysid;
|
|
|
|
sc->sc_ah = ah;
|
|
|
|
|
|
|
|
common = ath9k_hw_common(ah);
|
|
|
|
common->ops = &ath9k_common_ops;
|
|
|
|
common->bus_ops = bus_ops;
|
|
|
|
common->ah = ah;
|
|
|
|
common->hw = sc->hw;
|
|
|
|
common->priv = sc;
|
|
|
|
common->debug_mask = ath9k_debug;
|
2010-10-16 06:04:09 +08:00
|
|
|
spin_lock_init(&common->cc_lock);
|
2010-01-08 13:06:07 +08:00
|
|
|
|
|
|
|
spin_lock_init(&sc->wiphy_lock);
|
|
|
|
spin_lock_init(&sc->sc_resetlock);
|
|
|
|
spin_lock_init(&sc->sc_serial_rw);
|
|
|
|
spin_lock_init(&sc->sc_pm_lock);
|
|
|
|
mutex_init(&sc->mutex);
|
|
|
|
tasklet_init(&sc->intr_tq, ath9k_tasklet, (unsigned long)sc);
|
|
|
|
tasklet_init(&sc->bcon_tasklet, ath_beacon_tasklet,
|
|
|
|
(unsigned long)sc);
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Cache line size is used to size and align various
|
|
|
|
* structures used to communicate with the hardware.
|
|
|
|
*/
|
|
|
|
ath_read_cachesize(common, &csz);
|
|
|
|
common->cachelsz = csz << 2; /* convert to bytes */
|
|
|
|
|
2010-04-16 05:38:06 +08:00
|
|
|
/* Initializes the hardware for all supported chipsets */
|
2010-01-08 13:06:07 +08:00
|
|
|
ret = ath9k_hw_init(ah);
|
2010-04-16 05:38:06 +08:00
|
|
|
if (ret)
|
2010-01-08 13:06:07 +08:00
|
|
|
goto err_hw;
|
2010-01-08 13:06:02 +08:00
|
|
|
|
2010-01-08 13:06:07 +08:00
|
|
|
ret = ath9k_init_debug(ah);
|
|
|
|
if (ret) {
|
|
|
|
ath_print(common, ATH_DBG_FATAL,
|
|
|
|
"Unable to create debugfs files\n");
|
|
|
|
goto err_debug;
|
2010-01-08 13:06:02 +08:00
|
|
|
}
|
|
|
|
|
2010-01-08 13:06:07 +08:00
|
|
|
ret = ath9k_init_queues(sc);
|
|
|
|
if (ret)
|
|
|
|
goto err_queues;
|
|
|
|
|
|
|
|
ret = ath9k_init_btcoex(sc);
|
|
|
|
if (ret)
|
|
|
|
goto err_btcoex;
|
|
|
|
|
2010-10-01 07:06:53 +08:00
|
|
|
ret = ath9k_init_channels_rates(sc);
|
|
|
|
if (ret)
|
|
|
|
goto err_btcoex;
|
|
|
|
|
2010-01-08 13:06:07 +08:00
|
|
|
ath9k_init_crypto(sc);
|
|
|
|
ath9k_init_misc(sc);
|
|
|
|
|
2010-01-08 13:06:02 +08:00
|
|
|
return 0;
|
2010-01-08 13:06:07 +08:00
|
|
|
|
|
|
|
err_btcoex:
|
2010-01-08 13:06:02 +08:00
|
|
|
for (i = 0; i < ATH9K_NUM_TX_QUEUES; i++)
|
|
|
|
if (ATH_TXQ_SETUP(sc, i))
|
|
|
|
ath_tx_cleanupq(sc, &sc->tx.txq[i]);
|
2010-01-08 13:06:07 +08:00
|
|
|
err_queues:
|
|
|
|
ath9k_exit_debug(ah);
|
|
|
|
err_debug:
|
|
|
|
ath9k_hw_deinit(ah);
|
|
|
|
err_hw:
|
|
|
|
tasklet_kill(&sc->intr_tq);
|
|
|
|
tasklet_kill(&sc->bcon_tasklet);
|
2010-01-08 13:06:02 +08:00
|
|
|
|
2010-01-08 13:06:07 +08:00
|
|
|
kfree(ah);
|
|
|
|
sc->sc_ah = NULL;
|
|
|
|
|
|
|
|
return ret;
|
2010-01-08 13:06:02 +08:00
|
|
|
}
|
|
|
|
|
2010-01-08 13:06:07 +08:00
|
|
|
void ath9k_set_hw_capab(struct ath_softc *sc, struct ieee80211_hw *hw)
|
2010-01-08 13:06:02 +08:00
|
|
|
{
|
2010-01-08 13:06:07 +08:00
|
|
|
struct ath_common *common = ath9k_hw_common(sc->sc_ah);
|
|
|
|
|
2010-01-08 13:06:02 +08:00
|
|
|
hw->flags = IEEE80211_HW_RX_INCLUDES_FCS |
|
|
|
|
IEEE80211_HW_HOST_BROADCAST_PS_BUFFERING |
|
|
|
|
IEEE80211_HW_SIGNAL_DBM |
|
|
|
|
IEEE80211_HW_SUPPORTS_PS |
|
|
|
|
IEEE80211_HW_PS_NULLFUNC_STACK |
|
2010-02-09 14:04:50 +08:00
|
|
|
IEEE80211_HW_SPECTRUM_MGMT |
|
|
|
|
IEEE80211_HW_REPORTS_TX_ACK_STATUS;
|
2010-01-08 13:06:02 +08:00
|
|
|
|
2010-02-03 00:58:33 +08:00
|
|
|
if (sc->sc_ah->caps.hw_caps & ATH9K_HW_CAP_HT)
|
|
|
|
hw->flags |= IEEE80211_HW_AMPDU_AGGREGATION;
|
|
|
|
|
2010-01-08 13:06:02 +08:00
|
|
|
if (AR_SREV_9160_10_OR_LATER(sc->sc_ah) || modparam_nohwcrypt)
|
|
|
|
hw->flags |= IEEE80211_HW_MFP_CAPABLE;
|
|
|
|
|
|
|
|
hw->wiphy->interface_modes =
|
|
|
|
BIT(NL80211_IFTYPE_AP) |
|
2010-10-01 23:20:39 +08:00
|
|
|
BIT(NL80211_IFTYPE_WDS) |
|
2010-01-08 13:06:02 +08:00
|
|
|
BIT(NL80211_IFTYPE_STATION) |
|
|
|
|
BIT(NL80211_IFTYPE_ADHOC) |
|
|
|
|
BIT(NL80211_IFTYPE_MESH_POINT);
|
|
|
|
|
2010-09-17 03:12:36 +08:00
|
|
|
if (AR_SREV_5416(sc->sc_ah))
|
|
|
|
hw->wiphy->flags &= ~WIPHY_FLAG_PS_ON_BY_DEFAULT;
|
2010-01-08 13:06:02 +08:00
|
|
|
|
|
|
|
hw->queues = 4;
|
|
|
|
hw->max_rates = 4;
|
|
|
|
hw->channel_change_time = 5000;
|
|
|
|
hw->max_listen_interval = 10;
|
2010-01-24 10:26:11 +08:00
|
|
|
hw->max_rate_tries = 10;
|
2010-01-08 13:06:02 +08:00
|
|
|
hw->sta_data_size = sizeof(struct ath_node);
|
|
|
|
hw->vif_data_size = sizeof(struct ath_vif);
|
|
|
|
|
2010-09-20 19:45:40 +08:00
|
|
|
#ifdef CONFIG_ATH9K_RATE_CONTROL
|
2010-01-08 13:06:02 +08:00
|
|
|
hw->rate_control_algorithm = "ath9k_rate_control";
|
2010-09-20 19:45:40 +08:00
|
|
|
#endif
|
2010-01-08 13:06:02 +08:00
|
|
|
|
2010-10-14 22:02:39 +08:00
|
|
|
if (sc->sc_ah->caps.hw_caps & ATH9K_HW_CAP_2GHZ)
|
2010-01-08 13:06:02 +08:00
|
|
|
hw->wiphy->bands[IEEE80211_BAND_2GHZ] =
|
|
|
|
&sc->sbands[IEEE80211_BAND_2GHZ];
|
2010-10-14 22:02:39 +08:00
|
|
|
if (sc->sc_ah->caps.hw_caps & ATH9K_HW_CAP_5GHZ)
|
2010-01-08 13:06:02 +08:00
|
|
|
hw->wiphy->bands[IEEE80211_BAND_5GHZ] =
|
|
|
|
&sc->sbands[IEEE80211_BAND_5GHZ];
|
2010-01-08 13:06:07 +08:00
|
|
|
|
|
|
|
if (sc->sc_ah->caps.hw_caps & ATH9K_HW_CAP_HT) {
|
2010-10-14 22:02:39 +08:00
|
|
|
if (sc->sc_ah->caps.hw_caps & ATH9K_HW_CAP_2GHZ)
|
2010-01-08 13:06:07 +08:00
|
|
|
setup_ht_cap(sc, &sc->sbands[IEEE80211_BAND_2GHZ].ht_cap);
|
2010-10-14 22:02:39 +08:00
|
|
|
if (sc->sc_ah->caps.hw_caps & ATH9K_HW_CAP_5GHZ)
|
2010-01-08 13:06:07 +08:00
|
|
|
setup_ht_cap(sc, &sc->sbands[IEEE80211_BAND_5GHZ].ht_cap);
|
|
|
|
}
|
|
|
|
|
|
|
|
SET_IEEE80211_PERM_ADDR(hw, common->macaddr);
|
2010-01-08 13:06:02 +08:00
|
|
|
}
|
|
|
|
|
2010-01-08 13:06:07 +08:00
|
|
|
int ath9k_init_device(u16 devid, struct ath_softc *sc, u16 subsysid,
|
2010-01-08 13:06:02 +08:00
|
|
|
const struct ath_bus_ops *bus_ops)
|
|
|
|
{
|
|
|
|
struct ieee80211_hw *hw = sc->hw;
|
|
|
|
struct ath_common *common;
|
|
|
|
struct ath_hw *ah;
|
2010-01-08 13:06:07 +08:00
|
|
|
int error = 0;
|
2010-01-08 13:06:02 +08:00
|
|
|
struct ath_regulatory *reg;
|
|
|
|
|
2010-01-08 13:06:07 +08:00
|
|
|
/* Bring up device */
|
|
|
|
error = ath9k_init_softc(devid, sc, subsysid, bus_ops);
|
2010-01-08 13:06:02 +08:00
|
|
|
if (error != 0)
|
2010-01-08 13:06:07 +08:00
|
|
|
goto error_init;
|
2010-01-08 13:06:02 +08:00
|
|
|
|
|
|
|
ah = sc->sc_ah;
|
|
|
|
common = ath9k_hw_common(ah);
|
2010-01-08 13:06:07 +08:00
|
|
|
ath9k_set_hw_capab(sc, hw);
|
2010-01-08 13:06:02 +08:00
|
|
|
|
2010-01-08 13:06:07 +08:00
|
|
|
/* Initialize regulatory */
|
2010-01-08 13:06:02 +08:00
|
|
|
error = ath_regd_init(&common->regulatory, sc->hw->wiphy,
|
|
|
|
ath9k_reg_notifier);
|
|
|
|
if (error)
|
2010-01-08 13:06:07 +08:00
|
|
|
goto error_regd;
|
2010-01-08 13:06:02 +08:00
|
|
|
|
|
|
|
reg = &common->regulatory;
|
|
|
|
|
2010-01-08 13:06:07 +08:00
|
|
|
/* Setup TX DMA */
|
2010-01-08 13:06:02 +08:00
|
|
|
error = ath_tx_init(sc, ATH_TXBUF);
|
|
|
|
if (error != 0)
|
2010-01-08 13:06:07 +08:00
|
|
|
goto error_tx;
|
2010-01-08 13:06:02 +08:00
|
|
|
|
2010-01-08 13:06:07 +08:00
|
|
|
/* Setup RX DMA */
|
2010-01-08 13:06:02 +08:00
|
|
|
error = ath_rx_init(sc, ATH_RXBUF);
|
|
|
|
if (error != 0)
|
2010-01-08 13:06:07 +08:00
|
|
|
goto error_rx;
|
2010-01-08 13:06:02 +08:00
|
|
|
|
2010-01-08 13:06:07 +08:00
|
|
|
/* Register with mac80211 */
|
2010-01-08 13:06:02 +08:00
|
|
|
error = ieee80211_register_hw(hw);
|
2010-01-08 13:06:07 +08:00
|
|
|
if (error)
|
|
|
|
goto error_register;
|
2010-01-08 13:06:02 +08:00
|
|
|
|
2010-01-08 13:06:07 +08:00
|
|
|
/* Handle world regulatory */
|
2010-01-08 13:06:02 +08:00
|
|
|
if (!ath_is_world_regd(reg)) {
|
|
|
|
error = regulatory_hint(hw->wiphy, reg->alpha2);
|
|
|
|
if (error)
|
2010-01-08 13:06:07 +08:00
|
|
|
goto error_world;
|
2010-01-08 13:06:02 +08:00
|
|
|
}
|
|
|
|
|
2010-07-02 06:09:52 +08:00
|
|
|
INIT_WORK(&sc->hw_check_work, ath_hw_check);
|
2010-06-12 12:34:01 +08:00
|
|
|
INIT_WORK(&sc->paprd_work, ath_paprd_calibrate);
|
2010-01-08 13:06:07 +08:00
|
|
|
INIT_WORK(&sc->chan_work, ath9k_wiphy_chan_work);
|
|
|
|
INIT_DELAYED_WORK(&sc->wiphy_work, ath9k_wiphy_work);
|
|
|
|
sc->wiphy_scheduler_int = msecs_to_jiffies(500);
|
2010-01-08 13:06:02 +08:00
|
|
|
|
2010-01-08 13:06:07 +08:00
|
|
|
ath_init_leds(sc);
|
2010-01-08 13:06:02 +08:00
|
|
|
ath_start_rfkill_poll(sc);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
|
2010-01-08 13:06:07 +08:00
|
|
|
error_world:
|
|
|
|
ieee80211_unregister_hw(hw);
|
|
|
|
error_register:
|
|
|
|
ath_rx_cleanup(sc);
|
|
|
|
error_rx:
|
|
|
|
ath_tx_cleanup(sc);
|
|
|
|
error_tx:
|
|
|
|
/* Nothing */
|
|
|
|
error_regd:
|
|
|
|
ath9k_deinit_softc(sc);
|
|
|
|
error_init:
|
2010-01-08 13:06:02 +08:00
|
|
|
return error;
|
|
|
|
}
|
|
|
|
|
|
|
|
/*****************************/
|
|
|
|
/* De-Initialization */
|
|
|
|
/*****************************/
|
|
|
|
|
2010-01-08 13:06:07 +08:00
|
|
|
static void ath9k_deinit_softc(struct ath_softc *sc)
|
2010-01-08 13:06:02 +08:00
|
|
|
{
|
2010-01-08 13:06:07 +08:00
|
|
|
int i = 0;
|
2010-01-08 13:06:02 +08:00
|
|
|
|
2010-10-01 07:06:53 +08:00
|
|
|
if (sc->sbands[IEEE80211_BAND_2GHZ].channels)
|
|
|
|
kfree(sc->sbands[IEEE80211_BAND_2GHZ].channels);
|
|
|
|
|
|
|
|
if (sc->sbands[IEEE80211_BAND_5GHZ].channels)
|
|
|
|
kfree(sc->sbands[IEEE80211_BAND_5GHZ].channels);
|
|
|
|
|
2010-01-08 13:06:07 +08:00
|
|
|
if ((sc->btcoex.no_stomp_timer) &&
|
|
|
|
sc->sc_ah->btcoex_hw.scheme == ATH_BTCOEX_CFG_3WIRE)
|
|
|
|
ath_gen_timer_free(sc->sc_ah, sc->btcoex.no_stomp_timer);
|
2010-01-08 13:06:02 +08:00
|
|
|
|
2010-01-08 13:06:07 +08:00
|
|
|
for (i = 0; i < ATH9K_NUM_TX_QUEUES; i++)
|
|
|
|
if (ATH_TXQ_SETUP(sc, i))
|
|
|
|
ath_tx_cleanupq(sc, &sc->tx.txq[i]);
|
|
|
|
|
|
|
|
ath9k_exit_debug(sc->sc_ah);
|
|
|
|
ath9k_hw_deinit(sc->sc_ah);
|
|
|
|
|
|
|
|
tasklet_kill(&sc->intr_tq);
|
|
|
|
tasklet_kill(&sc->bcon_tasklet);
|
2010-03-17 16:55:24 +08:00
|
|
|
|
|
|
|
kfree(sc->sc_ah);
|
|
|
|
sc->sc_ah = NULL;
|
2010-01-08 13:06:02 +08:00
|
|
|
}
|
|
|
|
|
2010-01-08 13:06:07 +08:00
|
|
|
void ath9k_deinit_device(struct ath_softc *sc)
|
2010-01-08 13:06:02 +08:00
|
|
|
{
|
|
|
|
struct ieee80211_hw *hw = sc->hw;
|
|
|
|
int i = 0;
|
|
|
|
|
|
|
|
ath9k_ps_wakeup(sc);
|
|
|
|
|
|
|
|
wiphy_rfkill_stop_polling(sc->hw->wiphy);
|
2010-01-08 13:06:07 +08:00
|
|
|
ath_deinit_leds(sc);
|
2010-01-08 13:06:02 +08:00
|
|
|
|
|
|
|
for (i = 0; i < sc->num_sec_wiphy; i++) {
|
|
|
|
struct ath_wiphy *aphy = sc->sec_wiphy[i];
|
|
|
|
if (aphy == NULL)
|
|
|
|
continue;
|
|
|
|
sc->sec_wiphy[i] = NULL;
|
|
|
|
ieee80211_unregister_hw(aphy->hw);
|
|
|
|
ieee80211_free_hw(aphy->hw);
|
|
|
|
}
|
2010-01-08 13:06:07 +08:00
|
|
|
|
2010-01-08 13:06:02 +08:00
|
|
|
ieee80211_unregister_hw(hw);
|
|
|
|
ath_rx_cleanup(sc);
|
|
|
|
ath_tx_cleanup(sc);
|
2010-01-08 13:06:07 +08:00
|
|
|
ath9k_deinit_softc(sc);
|
2010-07-08 14:42:29 +08:00
|
|
|
kfree(sc->sec_wiphy);
|
2010-01-08 13:06:02 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
void ath_descdma_cleanup(struct ath_softc *sc,
|
|
|
|
struct ath_descdma *dd,
|
|
|
|
struct list_head *head)
|
|
|
|
{
|
|
|
|
dma_free_coherent(sc->dev, dd->dd_desc_len, dd->dd_desc,
|
|
|
|
dd->dd_desc_paddr);
|
|
|
|
|
|
|
|
INIT_LIST_HEAD(head);
|
|
|
|
kfree(dd->dd_bufptr);
|
|
|
|
memset(dd, 0, sizeof(*dd));
|
|
|
|
}
|
|
|
|
|
|
|
|
/************************/
|
|
|
|
/* Module Hooks */
|
|
|
|
/************************/
|
|
|
|
|
|
|
|
static int __init ath9k_init(void)
|
|
|
|
{
|
|
|
|
int error;
|
|
|
|
|
|
|
|
/* Register rate control algorithm */
|
|
|
|
error = ath_rate_control_register();
|
|
|
|
if (error != 0) {
|
|
|
|
printk(KERN_ERR
|
|
|
|
"ath9k: Unable to register rate control "
|
|
|
|
"algorithm: %d\n",
|
|
|
|
error);
|
|
|
|
goto err_out;
|
|
|
|
}
|
|
|
|
|
|
|
|
error = ath9k_debug_create_root();
|
|
|
|
if (error) {
|
|
|
|
printk(KERN_ERR
|
|
|
|
"ath9k: Unable to create debugfs root: %d\n",
|
|
|
|
error);
|
|
|
|
goto err_rate_unregister;
|
|
|
|
}
|
|
|
|
|
|
|
|
error = ath_pci_init();
|
|
|
|
if (error < 0) {
|
|
|
|
printk(KERN_ERR
|
|
|
|
"ath9k: No PCI devices found, driver not installed.\n");
|
|
|
|
error = -ENODEV;
|
|
|
|
goto err_remove_root;
|
|
|
|
}
|
|
|
|
|
|
|
|
error = ath_ahb_init();
|
|
|
|
if (error < 0) {
|
|
|
|
error = -ENODEV;
|
|
|
|
goto err_pci_exit;
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
|
|
|
|
err_pci_exit:
|
|
|
|
ath_pci_exit();
|
|
|
|
|
|
|
|
err_remove_root:
|
|
|
|
ath9k_debug_remove_root();
|
|
|
|
err_rate_unregister:
|
|
|
|
ath_rate_control_unregister();
|
|
|
|
err_out:
|
|
|
|
return error;
|
|
|
|
}
|
|
|
|
module_init(ath9k_init);
|
|
|
|
|
|
|
|
static void __exit ath9k_exit(void)
|
|
|
|
{
|
|
|
|
ath_ahb_exit();
|
|
|
|
ath_pci_exit();
|
|
|
|
ath9k_debug_remove_root();
|
|
|
|
ath_rate_control_unregister();
|
|
|
|
printk(KERN_INFO "%s: Driver unloaded\n", dev_info);
|
|
|
|
}
|
|
|
|
module_exit(ath9k_exit);
|