2008-08-05 23:14:15 +08:00
|
|
|
/* arch/arm/mach-s3c2410/include/mach/dma.h
|
2005-04-17 06:20:36 +08:00
|
|
|
*
|
2009-11-14 06:54:14 +08:00
|
|
|
* Copyright (C) 2003-2006 Simtec Electronics
|
2005-04-17 06:20:36 +08:00
|
|
|
* Ben Dooks <ben@simtec.co.uk>
|
|
|
|
*
|
2009-03-19 23:02:35 +08:00
|
|
|
* Samsung S3C24XX DMA support
|
2005-04-17 06:20:36 +08:00
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
|
|
* published by the Free Software Foundation.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef __ASM_ARCH_DMA_H
|
|
|
|
#define __ASM_ARCH_DMA_H __FILE__
|
|
|
|
|
2011-12-22 08:01:38 +08:00
|
|
|
#include <linux/device.h>
|
2005-04-17 06:20:36 +08:00
|
|
|
|
2006-09-16 06:42:24 +08:00
|
|
|
/* We use `virtual` dma channels to hide the fact we have only a limited
|
2011-03-31 09:57:33 +08:00
|
|
|
* number of DMA channels, and not of all of them (dependent on the device)
|
2006-09-16 06:42:24 +08:00
|
|
|
* can be attached to any DMA source. We therefore let the DMA core handle
|
|
|
|
* the allocation of hardware channels to clients.
|
|
|
|
*/
|
|
|
|
|
|
|
|
enum dma_ch {
|
2012-08-07 18:11:33 +08:00
|
|
|
DMACH_XD0 = 0,
|
2006-09-16 06:42:24 +08:00
|
|
|
DMACH_XD1,
|
|
|
|
DMACH_SDI,
|
|
|
|
DMACH_SPI0,
|
|
|
|
DMACH_SPI1,
|
|
|
|
DMACH_UART0,
|
|
|
|
DMACH_UART1,
|
|
|
|
DMACH_UART2,
|
|
|
|
DMACH_TIMER,
|
|
|
|
DMACH_I2S_IN,
|
|
|
|
DMACH_I2S_OUT,
|
|
|
|
DMACH_PCM_IN,
|
|
|
|
DMACH_PCM_OUT,
|
|
|
|
DMACH_MIC_IN,
|
|
|
|
DMACH_USB_EP1,
|
|
|
|
DMACH_USB_EP2,
|
|
|
|
DMACH_USB_EP3,
|
|
|
|
DMACH_USB_EP4,
|
2006-09-19 06:52:03 +08:00
|
|
|
DMACH_UART0_SRC2, /* s3c2412 second uart sources */
|
|
|
|
DMACH_UART1_SRC2,
|
|
|
|
DMACH_UART2_SRC2,
|
2007-02-17 22:05:17 +08:00
|
|
|
DMACH_UART3, /* s3c2443 has extra uart */
|
|
|
|
DMACH_UART3_SRC2,
|
2012-04-25 09:06:53 +08:00
|
|
|
DMACH_SPI0_TX, /* s3c2443/2416/2450 hsspi0 */
|
|
|
|
DMACH_SPI0_RX, /* s3c2443/2416/2450 hsspi0 */
|
|
|
|
DMACH_SPI1_TX, /* s3c2443/2450 hsspi1 */
|
|
|
|
DMACH_SPI1_RX, /* s3c2443/2450 hsspi1 */
|
2006-09-16 06:42:24 +08:00
|
|
|
DMACH_MAX, /* the end entry */
|
|
|
|
};
|
|
|
|
|
2005-04-17 06:20:36 +08:00
|
|
|
#endif /* __ASM_ARCH_DMA_H */
|