2012-06-14 01:01:28 +08:00
|
|
|
/*
|
|
|
|
* Device Tree file for Marvell Armada XP evaluation board
|
|
|
|
* (DB-78460-BP)
|
|
|
|
*
|
|
|
|
* Copyright (C) 2012 Marvell
|
|
|
|
*
|
|
|
|
* Lior Amsalem <alior@marvell.com>
|
|
|
|
* Gregory CLEMENT <gregory.clement@free-electrons.com>
|
|
|
|
* Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
|
|
|
|
*
|
|
|
|
* This file is licensed under the terms of the GNU General Public
|
|
|
|
* License version 2. This program is licensed "as is" without any
|
|
|
|
* warranty of any kind, whether express or implied.
|
|
|
|
*/
|
|
|
|
|
|
|
|
/dts-v1/;
|
2013-07-26 21:17:56 +08:00
|
|
|
#include "armada-xp-mv78460.dtsi"
|
2012-06-14 01:01:28 +08:00
|
|
|
|
|
|
|
/ {
|
|
|
|
model = "Marvell Armada XP Evaluation Board";
|
2012-09-13 23:41:50 +08:00
|
|
|
compatible = "marvell,axp-db", "marvell,armadaxp-mv78460", "marvell,armadaxp", "marvell,armada-370-xp";
|
2012-06-14 01:01:28 +08:00
|
|
|
|
|
|
|
chosen {
|
|
|
|
bootargs = "console=ttyS0,115200 earlyprintk";
|
|
|
|
};
|
|
|
|
|
|
|
|
memory {
|
|
|
|
device_type = "memory";
|
2013-04-12 22:29:10 +08:00
|
|
|
reg = <0 0x00000000 0 0x80000000>; /* 2 GB */
|
2012-06-14 01:01:28 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
soc {
|
2013-07-26 21:17:58 +08:00
|
|
|
ranges = <MBUS_ID(0xf0, 0x01) 0 0 0xd0000000 0x100000
|
|
|
|
MBUS_ID(0x01, 0x1d) 0 0 0xfff00000 0x100000>;
|
2013-05-17 19:09:58 +08:00
|
|
|
|
2013-04-12 22:29:09 +08:00
|
|
|
internal-regs {
|
|
|
|
serial@12000 {
|
|
|
|
clock-frequency = <250000000>;
|
|
|
|
status = "okay";
|
2012-09-04 21:06:44 +08:00
|
|
|
};
|
2013-04-12 22:29:09 +08:00
|
|
|
serial@12100 {
|
|
|
|
clock-frequency = <250000000>;
|
|
|
|
status = "okay";
|
2012-09-04 21:06:44 +08:00
|
|
|
};
|
2013-04-12 22:29:09 +08:00
|
|
|
serial@12200 {
|
|
|
|
clock-frequency = <250000000>;
|
|
|
|
status = "okay";
|
2012-09-04 21:06:44 +08:00
|
|
|
};
|
2013-04-12 22:29:09 +08:00
|
|
|
serial@12300 {
|
|
|
|
clock-frequency = <250000000>;
|
|
|
|
status = "okay";
|
2012-09-04 21:06:44 +08:00
|
|
|
};
|
2013-01-23 23:26:31 +08:00
|
|
|
|
2013-04-12 22:29:09 +08:00
|
|
|
sata@a0000 {
|
|
|
|
nr-ports = <2>;
|
|
|
|
status = "okay";
|
|
|
|
};
|
2013-01-23 23:26:31 +08:00
|
|
|
|
2013-04-12 22:29:09 +08:00
|
|
|
mdio {
|
|
|
|
phy0: ethernet-phy@0 {
|
|
|
|
reg = <0>;
|
|
|
|
};
|
2013-01-23 23:26:31 +08:00
|
|
|
|
2013-04-12 22:29:09 +08:00
|
|
|
phy1: ethernet-phy@1 {
|
|
|
|
reg = <1>;
|
|
|
|
};
|
2013-02-06 04:54:54 +08:00
|
|
|
|
2013-04-12 22:29:09 +08:00
|
|
|
phy2: ethernet-phy@2 {
|
|
|
|
reg = <25>;
|
|
|
|
};
|
2013-02-06 04:54:54 +08:00
|
|
|
|
2013-04-12 22:29:09 +08:00
|
|
|
phy3: ethernet-phy@3 {
|
|
|
|
reg = <27>;
|
|
|
|
};
|
2013-02-06 04:54:54 +08:00
|
|
|
};
|
2013-04-10 05:06:36 +08:00
|
|
|
|
2013-04-12 22:29:09 +08:00
|
|
|
ethernet@70000 {
|
|
|
|
status = "okay";
|
|
|
|
phy = <&phy0>;
|
|
|
|
phy-mode = "rgmii-id";
|
|
|
|
};
|
|
|
|
ethernet@74000 {
|
|
|
|
status = "okay";
|
|
|
|
phy = <&phy1>;
|
|
|
|
phy-mode = "rgmii-id";
|
|
|
|
};
|
|
|
|
ethernet@30000 {
|
|
|
|
status = "okay";
|
|
|
|
phy = <&phy2>;
|
|
|
|
phy-mode = "sgmii";
|
|
|
|
};
|
|
|
|
ethernet@34000 {
|
|
|
|
status = "okay";
|
|
|
|
phy = <&phy3>;
|
|
|
|
phy-mode = "sgmii";
|
|
|
|
};
|
2013-04-10 05:06:36 +08:00
|
|
|
|
2013-04-12 22:29:09 +08:00
|
|
|
mvsdio@d4000 {
|
|
|
|
pinctrl-0 = <&sdio_pins>;
|
|
|
|
pinctrl-names = "default";
|
2013-04-10 05:06:36 +08:00
|
|
|
status = "okay";
|
2013-04-12 22:29:09 +08:00
|
|
|
/* No CD or WP GPIOs */
|
2013-05-14 05:18:58 +08:00
|
|
|
broken-cd;
|
2013-04-10 05:06:36 +08:00
|
|
|
};
|
2013-04-12 22:29:09 +08:00
|
|
|
|
|
|
|
usb@50000 {
|
2013-04-10 05:06:36 +08:00
|
|
|
status = "okay";
|
|
|
|
};
|
2013-04-12 22:29:09 +08:00
|
|
|
|
|
|
|
usb@51000 {
|
2013-04-10 05:06:36 +08:00
|
|
|
status = "okay";
|
|
|
|
};
|
2013-04-12 22:29:09 +08:00
|
|
|
|
|
|
|
usb@52000 {
|
2013-04-10 05:06:36 +08:00
|
|
|
status = "okay";
|
|
|
|
};
|
2013-04-12 22:29:09 +08:00
|
|
|
|
|
|
|
spi0: spi@10600 {
|
2013-04-10 05:06:36 +08:00
|
|
|
status = "okay";
|
2013-04-12 22:29:09 +08:00
|
|
|
|
|
|
|
spi-flash@0 {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <1>;
|
|
|
|
compatible = "m25p64";
|
|
|
|
reg = <0>; /* Chip select 0 */
|
|
|
|
spi-max-frequency = <20000000>;
|
|
|
|
};
|
2013-04-10 05:06:36 +08:00
|
|
|
};
|
2013-04-12 22:29:09 +08:00
|
|
|
|
|
|
|
pcie-controller {
|
2013-04-10 05:06:36 +08:00
|
|
|
status = "okay";
|
2013-04-12 22:29:09 +08:00
|
|
|
|
|
|
|
/*
|
|
|
|
* All 6 slots are physically present as
|
|
|
|
* standard PCIe slots on the board.
|
|
|
|
*/
|
|
|
|
pcie@1,0 {
|
|
|
|
/* Port 0, Lane 0 */
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
pcie@2,0 {
|
|
|
|
/* Port 0, Lane 1 */
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
pcie@3,0 {
|
|
|
|
/* Port 0, Lane 2 */
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
pcie@4,0 {
|
|
|
|
/* Port 0, Lane 3 */
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
pcie@9,0 {
|
|
|
|
/* Port 2, Lane 0 */
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
pcie@10,0 {
|
|
|
|
/* Port 3, Lane 0 */
|
|
|
|
status = "okay";
|
|
|
|
};
|
2013-04-10 05:06:36 +08:00
|
|
|
};
|
2013-05-17 19:09:58 +08:00
|
|
|
|
|
|
|
devbus-bootcs@10400 {
|
|
|
|
status = "okay";
|
|
|
|
ranges = <0 0xf0000000 0x1000000>;
|
|
|
|
|
|
|
|
/* Device Bus parameters are required */
|
|
|
|
|
|
|
|
/* Read parameters */
|
|
|
|
devbus,bus-width = <8>;
|
|
|
|
devbus,turn-off-ps = <60000>;
|
|
|
|
devbus,badr-skew-ps = <0>;
|
|
|
|
devbus,acc-first-ps = <124000>;
|
|
|
|
devbus,acc-next-ps = <248000>;
|
|
|
|
devbus,rd-setup-ps = <0>;
|
|
|
|
devbus,rd-hold-ps = <0>;
|
|
|
|
|
|
|
|
/* Write parameters */
|
|
|
|
devbus,sync-enable = <0>;
|
|
|
|
devbus,wr-high-ps = <60000>;
|
|
|
|
devbus,wr-low-ps = <60000>;
|
|
|
|
devbus,ale-wr-ps = <60000>;
|
|
|
|
|
|
|
|
/* NOR 16 MiB */
|
|
|
|
nor@0 {
|
|
|
|
compatible = "cfi-flash";
|
|
|
|
reg = <0 0x1000000>;
|
|
|
|
bank-width = <2>;
|
|
|
|
};
|
|
|
|
};
|
2013-04-10 05:06:36 +08:00
|
|
|
};
|
2012-06-14 01:01:28 +08:00
|
|
|
};
|
|
|
|
};
|