2006-01-17 14:14:19 +08:00
|
|
|
#
|
|
|
|
|
# Processor families
|
|
|
|
|
#
|
|
|
|
|
config CPU_SH2
|
2006-11-05 14:40:13 +08:00
|
|
|
select SH_WRITETHROUGH if !CPU_SH2A
|
2006-01-17 14:14:19 +08:00
|
|
|
bool
|
2006-11-05 14:40:13 +08:00
|
|
|
|
|
|
|
|
config CPU_SH2A
|
|
|
|
|
bool
|
|
|
|
|
select CPU_SH2
|
2006-01-17 14:14:19 +08:00
|
|
|
|
|
|
|
|
config CPU_SH3
|
|
|
|
|
bool
|
|
|
|
|
select CPU_HAS_INTEVT
|
|
|
|
|
select CPU_HAS_SR_RB
|
|
|
|
|
|
|
|
|
|
config CPU_SH4
|
|
|
|
|
bool
|
|
|
|
|
select CPU_HAS_INTEVT
|
|
|
|
|
select CPU_HAS_SR_RB
|
2006-12-28 09:31:48 +08:00
|
|
|
select CPU_HAS_PTEA if (!CPU_SUBTYPE_ST40 && !CPU_SH4A) || CPU_SHX2
|
2006-01-17 14:14:19 +08:00
|
|
|
|
|
|
|
|
config CPU_SH4A
|
|
|
|
|
bool
|
|
|
|
|
select CPU_SH4
|
|
|
|
|
|
2006-09-27 16:38:11 +08:00
|
|
|
config CPU_SH4AL_DSP
|
|
|
|
|
bool
|
|
|
|
|
select CPU_SH4A
|
|
|
|
|
|
2006-01-17 14:14:19 +08:00
|
|
|
config CPU_SUBTYPE_ST40
|
|
|
|
|
bool
|
|
|
|
|
select CPU_SH4
|
|
|
|
|
select CPU_HAS_INTC2_IRQ
|
|
|
|
|
|
2006-12-11 19:28:03 +08:00
|
|
|
config CPU_SHX2
|
|
|
|
|
bool
|
|
|
|
|
|
2007-05-14 16:29:12 +08:00
|
|
|
choice
|
|
|
|
|
prompt "Processor sub-type selection"
|
|
|
|
|
|
2006-01-17 14:14:19 +08:00
|
|
|
#
|
|
|
|
|
# Processor subtypes
|
|
|
|
|
#
|
|
|
|
|
|
2007-05-14 16:29:12 +08:00
|
|
|
# SH-2 Processor Support
|
2006-01-17 14:14:19 +08:00
|
|
|
|
|
|
|
|
config CPU_SUBTYPE_SH7604
|
|
|
|
|
bool "Support SH7604 processor"
|
|
|
|
|
select CPU_SH2
|
|
|
|
|
|
2006-11-05 14:40:13 +08:00
|
|
|
config CPU_SUBTYPE_SH7619
|
|
|
|
|
bool "Support SH7619 processor"
|
|
|
|
|
select CPU_SH2
|
|
|
|
|
|
2007-05-14 16:29:12 +08:00
|
|
|
# SH-2A Processor Support
|
2006-11-05 14:40:13 +08:00
|
|
|
|
|
|
|
|
config CPU_SUBTYPE_SH7206
|
|
|
|
|
bool "Support SH7206 processor"
|
|
|
|
|
select CPU_SH2A
|
2007-06-01 16:23:14 +08:00
|
|
|
select CPU_HAS_IPR_IRQ
|
2006-11-05 14:40:13 +08:00
|
|
|
|
2007-05-14 16:29:12 +08:00
|
|
|
# SH-3 Processor Support
|
2006-01-17 14:14:19 +08:00
|
|
|
|
|
|
|
|
config CPU_SUBTYPE_SH7300
|
|
|
|
|
bool "Support SH7300 processor"
|
|
|
|
|
select CPU_SH3
|
|
|
|
|
|
|
|
|
|
config CPU_SUBTYPE_SH7705
|
|
|
|
|
bool "Support SH7705 processor"
|
|
|
|
|
select CPU_SH3
|
2007-04-26 10:51:00 +08:00
|
|
|
select CPU_HAS_IPR_IRQ
|
2006-01-17 14:14:19 +08:00
|
|
|
select CPU_HAS_PINT_IRQ
|
|
|
|
|
|
2006-09-27 16:38:11 +08:00
|
|
|
config CPU_SUBTYPE_SH7706
|
|
|
|
|
bool "Support SH7706 processor"
|
|
|
|
|
select CPU_SH3
|
2006-12-25 17:35:24 +08:00
|
|
|
select CPU_HAS_IPR_IRQ
|
2006-09-27 16:38:11 +08:00
|
|
|
help
|
|
|
|
|
Select SH7706 if you have a 133 Mhz SH-3 HD6417706 CPU.
|
|
|
|
|
|
2006-01-17 14:14:19 +08:00
|
|
|
config CPU_SUBTYPE_SH7707
|
|
|
|
|
bool "Support SH7707 processor"
|
|
|
|
|
select CPU_SH3
|
|
|
|
|
select CPU_HAS_PINT_IRQ
|
|
|
|
|
help
|
|
|
|
|
Select SH7707 if you have a 60 Mhz SH-3 HD6417707 CPU.
|
|
|
|
|
|
|
|
|
|
config CPU_SUBTYPE_SH7708
|
|
|
|
|
bool "Support SH7708 processor"
|
|
|
|
|
select CPU_SH3
|
|
|
|
|
help
|
|
|
|
|
Select SH7708 if you have a 60 Mhz SH-3 HD6417708S or
|
|
|
|
|
if you have a 100 Mhz SH-3 HD6417708R CPU.
|
|
|
|
|
|
|
|
|
|
config CPU_SUBTYPE_SH7709
|
|
|
|
|
bool "Support SH7709 processor"
|
|
|
|
|
select CPU_SH3
|
2006-12-25 17:35:24 +08:00
|
|
|
select CPU_HAS_IPR_IRQ
|
2006-01-17 14:14:19 +08:00
|
|
|
select CPU_HAS_PINT_IRQ
|
|
|
|
|
help
|
|
|
|
|
Select SH7709 if you have a 80 Mhz SH-3 HD6417709 CPU.
|
|
|
|
|
|
2006-09-27 16:38:11 +08:00
|
|
|
config CPU_SUBTYPE_SH7710
|
|
|
|
|
bool "Support SH7710 processor"
|
|
|
|
|
select CPU_SH3
|
2007-03-27 17:13:51 +08:00
|
|
|
select CPU_HAS_IPR_IRQ
|
2006-09-27 16:38:11 +08:00
|
|
|
help
|
|
|
|
|
Select SH7710 if you have a SH3-DSP SH7710 CPU.
|
|
|
|
|
|
2007-03-27 17:13:51 +08:00
|
|
|
config CPU_SUBTYPE_SH7712
|
|
|
|
|
bool "Support SH7712 processor"
|
|
|
|
|
select CPU_SH3
|
|
|
|
|
select CPU_HAS_IPR_IRQ
|
|
|
|
|
help
|
|
|
|
|
Select SH7712 if you have a SH3-DSP SH7712 CPU.
|
|
|
|
|
|
2007-05-14 16:29:12 +08:00
|
|
|
# SH-4 Processor Support
|
2006-01-17 14:14:19 +08:00
|
|
|
|
|
|
|
|
config CPU_SUBTYPE_SH7750
|
|
|
|
|
bool "Support SH7750 processor"
|
|
|
|
|
select CPU_SH4
|
2006-12-06 11:05:02 +08:00
|
|
|
select CPU_HAS_IPR_IRQ
|
2006-01-17 14:14:19 +08:00
|
|
|
help
|
|
|
|
|
Select SH7750 if you have a 200 Mhz SH-4 HD6417750 CPU.
|
|
|
|
|
|
|
|
|
|
config CPU_SUBTYPE_SH7091
|
|
|
|
|
bool "Support SH7091 processor"
|
|
|
|
|
select CPU_SH4
|
|
|
|
|
help
|
|
|
|
|
Select SH7091 if you have an SH-4 based Sega device (such as
|
|
|
|
|
the Dreamcast, Naomi, and Naomi 2).
|
|
|
|
|
|
|
|
|
|
config CPU_SUBTYPE_SH7750R
|
|
|
|
|
bool "Support SH7750R processor"
|
|
|
|
|
select CPU_SH4
|
2006-12-06 11:05:02 +08:00
|
|
|
select CPU_HAS_IPR_IRQ
|
2006-01-17 14:14:19 +08:00
|
|
|
|
|
|
|
|
config CPU_SUBTYPE_SH7750S
|
|
|
|
|
bool "Support SH7750S processor"
|
|
|
|
|
select CPU_SH4
|
2006-12-06 11:05:02 +08:00
|
|
|
select CPU_HAS_IPR_IRQ
|
2006-01-17 14:14:19 +08:00
|
|
|
|
|
|
|
|
config CPU_SUBTYPE_SH7751
|
|
|
|
|
bool "Support SH7751 processor"
|
|
|
|
|
select CPU_SH4
|
2006-12-06 11:05:02 +08:00
|
|
|
select CPU_HAS_IPR_IRQ
|
2006-01-17 14:14:19 +08:00
|
|
|
help
|
|
|
|
|
Select SH7751 if you have a 166 Mhz SH-4 HD6417751 CPU,
|
|
|
|
|
or if you have a HD6417751R CPU.
|
|
|
|
|
|
|
|
|
|
config CPU_SUBTYPE_SH7751R
|
|
|
|
|
bool "Support SH7751R processor"
|
|
|
|
|
select CPU_SH4
|
2006-12-06 11:05:02 +08:00
|
|
|
select CPU_HAS_IPR_IRQ
|
2006-01-17 14:14:19 +08:00
|
|
|
|
|
|
|
|
config CPU_SUBTYPE_SH7760
|
|
|
|
|
bool "Support SH7760 processor"
|
|
|
|
|
select CPU_SH4
|
|
|
|
|
select CPU_HAS_INTC2_IRQ
|
2007-01-25 14:21:03 +08:00
|
|
|
select CPU_HAS_IPR_IRQ
|
2006-01-17 14:14:19 +08:00
|
|
|
|
|
|
|
|
config CPU_SUBTYPE_SH4_202
|
|
|
|
|
bool "Support SH4-202 processor"
|
|
|
|
|
select CPU_SH4
|
|
|
|
|
|
2007-05-14 16:29:12 +08:00
|
|
|
# ST40 Processor Support
|
2006-01-17 14:14:19 +08:00
|
|
|
|
|
|
|
|
config CPU_SUBTYPE_ST40STB1
|
|
|
|
|
bool "Support ST40STB1/ST40RA processors"
|
|
|
|
|
select CPU_SUBTYPE_ST40
|
|
|
|
|
help
|
|
|
|
|
Select ST40STB1 if you have a ST40RA CPU.
|
|
|
|
|
This was previously called the ST40STB1, hence the option name.
|
|
|
|
|
|
|
|
|
|
config CPU_SUBTYPE_ST40GX1
|
|
|
|
|
bool "Support ST40GX1 processor"
|
|
|
|
|
select CPU_SUBTYPE_ST40
|
|
|
|
|
help
|
|
|
|
|
Select ST40GX1 if you have a ST40GX1 CPU.
|
|
|
|
|
|
2007-05-14 16:29:12 +08:00
|
|
|
# SH-4A Processor Support
|
2006-01-17 14:14:19 +08:00
|
|
|
|
|
|
|
|
config CPU_SUBTYPE_SH7770
|
|
|
|
|
bool "Support SH7770 processor"
|
|
|
|
|
select CPU_SH4A
|
|
|
|
|
|
|
|
|
|
config CPU_SUBTYPE_SH7780
|
|
|
|
|
bool "Support SH7780 processor"
|
|
|
|
|
select CPU_SH4A
|
2006-09-27 15:14:54 +08:00
|
|
|
select CPU_HAS_INTC2_IRQ
|
2006-01-17 14:14:19 +08:00
|
|
|
|
2006-11-20 13:14:29 +08:00
|
|
|
config CPU_SUBTYPE_SH7785
|
|
|
|
|
bool "Support SH7785 processor"
|
|
|
|
|
select CPU_SH4A
|
2006-12-11 19:28:03 +08:00
|
|
|
select CPU_SHX2
|
2006-11-20 13:14:29 +08:00
|
|
|
select CPU_HAS_INTC2_IRQ
|
|
|
|
|
|
2007-05-14 16:29:12 +08:00
|
|
|
# SH4AL-DSP Processor Support
|
2006-09-27 16:38:11 +08:00
|
|
|
|
|
|
|
|
config CPU_SUBTYPE_SH73180
|
|
|
|
|
bool "Support SH73180 processor"
|
|
|
|
|
select CPU_SH4AL_DSP
|
|
|
|
|
|
|
|
|
|
config CPU_SUBTYPE_SH7343
|
|
|
|
|
bool "Support SH7343 processor"
|
|
|
|
|
select CPU_SH4AL_DSP
|
|
|
|
|
|
2006-12-11 19:28:03 +08:00
|
|
|
config CPU_SUBTYPE_SH7722
|
|
|
|
|
bool "Support SH7722 processor"
|
|
|
|
|
select CPU_SH4AL_DSP
|
|
|
|
|
select CPU_SHX2
|
|
|
|
|
select CPU_HAS_IPR_IRQ
|
|
|
|
|
|
2007-05-14 16:29:12 +08:00
|
|
|
endchoice
|
2006-01-17 14:14:19 +08:00
|
|
|
|
|
|
|
|
menu "Memory management options"
|
|
|
|
|
|
2007-05-08 10:55:21 +08:00
|
|
|
config QUICKLIST
|
|
|
|
|
def_bool y
|
|
|
|
|
|
2006-01-17 14:14:19 +08:00
|
|
|
config MMU
|
|
|
|
|
bool "Support for memory management hardware"
|
|
|
|
|
depends on !CPU_SH2
|
|
|
|
|
default y
|
|
|
|
|
help
|
|
|
|
|
Some SH processors (such as SH-2/SH-2A) lack an MMU. In order to
|
|
|
|
|
boot on these systems, this option must not be set.
|
|
|
|
|
|
|
|
|
|
On other systems (such as the SH-3 and 4) where an MMU exists,
|
|
|
|
|
turning this off will boot the kernel on these machines with the
|
|
|
|
|
MMU implicitly switched off.
|
|
|
|
|
|
2006-09-27 16:19:13 +08:00
|
|
|
config PAGE_OFFSET
|
|
|
|
|
hex
|
|
|
|
|
default "0x80000000" if MMU
|
|
|
|
|
default "0x00000000"
|
|
|
|
|
|
|
|
|
|
config MEMORY_START
|
|
|
|
|
hex "Physical memory start address"
|
|
|
|
|
default "0x08000000"
|
|
|
|
|
---help---
|
|
|
|
|
Computers built with Hitachi SuperH processors always
|
|
|
|
|
map the ROM starting at address zero. But the processor
|
|
|
|
|
does not specify the range that RAM takes.
|
|
|
|
|
|
|
|
|
|
The physical memory (RAM) start address will be automatically
|
|
|
|
|
set to 08000000. Other platforms, such as the Solution Engine
|
|
|
|
|
boards typically map RAM at 0C000000.
|
|
|
|
|
|
|
|
|
|
Tweak this only when porting to a new machine which does not
|
|
|
|
|
already have a defconfig. Changing it from the known correct
|
|
|
|
|
value on any of the known systems will only lead to disaster.
|
|
|
|
|
|
|
|
|
|
config MEMORY_SIZE
|
|
|
|
|
hex "Physical memory size"
|
|
|
|
|
default "0x00400000"
|
|
|
|
|
help
|
|
|
|
|
This sets the default memory size assumed by your SH kernel. It can
|
|
|
|
|
be overridden as normal by the 'mem=' argument on the kernel command
|
|
|
|
|
line. If unsure, consult your board specifications or just leave it
|
|
|
|
|
as 0x00400000 which was the default value before this became
|
|
|
|
|
configurable.
|
|
|
|
|
|
2006-01-17 14:14:19 +08:00
|
|
|
config 32BIT
|
|
|
|
|
bool "Support 32-bit physical addressing through PMB"
|
2006-11-20 13:30:26 +08:00
|
|
|
depends on CPU_SH4A && MMU && (!X2TLB || BROKEN)
|
2006-01-17 14:14:19 +08:00
|
|
|
default y
|
|
|
|
|
help
|
|
|
|
|
If you say Y here, physical addressing will be extended to
|
|
|
|
|
32-bits through the SH-4A PMB. If this is not set, legacy
|
|
|
|
|
29-bit physical addressing will be used.
|
|
|
|
|
|
2006-11-20 13:30:26 +08:00
|
|
|
config X2TLB
|
|
|
|
|
bool "Enable extended TLB mode"
|
2006-12-11 19:28:03 +08:00
|
|
|
depends on CPU_SHX2 && MMU && EXPERIMENTAL
|
2006-11-20 13:30:26 +08:00
|
|
|
help
|
|
|
|
|
Selecting this option will enable the extended mode of the SH-X2
|
|
|
|
|
TLB. For legacy SH-X behaviour and interoperability, say N. For
|
|
|
|
|
all of the fun new features and a willingless to submit bug reports,
|
|
|
|
|
say Y.
|
|
|
|
|
|
2006-09-27 17:33:49 +08:00
|
|
|
config VSYSCALL
|
|
|
|
|
bool "Support vsyscall page"
|
|
|
|
|
depends on MMU
|
|
|
|
|
default y
|
|
|
|
|
help
|
|
|
|
|
This will enable support for the kernel mapping a vDSO page
|
|
|
|
|
in process space, and subsequently handing down the entry point
|
|
|
|
|
to the libc through the ELF auxiliary vector.
|
|
|
|
|
|
|
|
|
|
From the kernel side this is used for the signal trampoline.
|
|
|
|
|
For systems with an MMU that can afford to give up a page,
|
|
|
|
|
(the default value) say Y.
|
|
|
|
|
|
2007-03-28 15:38:13 +08:00
|
|
|
config NODES_SHIFT
|
|
|
|
|
int
|
|
|
|
|
default "1"
|
|
|
|
|
depends on NEED_MULTIPLE_NODES
|
|
|
|
|
|
|
|
|
|
config ARCH_FLATMEM_ENABLE
|
|
|
|
|
def_bool y
|
|
|
|
|
|
2007-05-23 16:48:36 +08:00
|
|
|
config ARCH_SPARSEMEM_ENABLE
|
|
|
|
|
def_bool y
|
|
|
|
|
select SPARSEMEM_STATIC
|
|
|
|
|
|
|
|
|
|
config ARCH_SPARSEMEM_DEFAULT
|
|
|
|
|
def_bool y
|
|
|
|
|
|
2007-05-09 12:20:52 +08:00
|
|
|
config MAX_ACTIVE_REGIONS
|
|
|
|
|
int
|
|
|
|
|
default "1"
|
|
|
|
|
|
2007-03-28 15:38:13 +08:00
|
|
|
config ARCH_POPULATES_NODE_MAP
|
|
|
|
|
def_bool y
|
|
|
|
|
|
2007-05-23 16:48:36 +08:00
|
|
|
config ARCH_SELECT_MEMORY_MODEL
|
|
|
|
|
def_bool y
|
|
|
|
|
|
2006-11-20 13:30:26 +08:00
|
|
|
choice
|
|
|
|
|
prompt "Kernel page size"
|
|
|
|
|
default PAGE_SIZE_4KB
|
|
|
|
|
|
|
|
|
|
config PAGE_SIZE_4KB
|
|
|
|
|
bool "4kB"
|
|
|
|
|
help
|
|
|
|
|
This is the default page size used by all SuperH CPUs.
|
|
|
|
|
|
|
|
|
|
config PAGE_SIZE_8KB
|
|
|
|
|
bool "8kB"
|
|
|
|
|
depends on EXPERIMENTAL && X2TLB
|
|
|
|
|
help
|
|
|
|
|
This enables 8kB pages as supported by SH-X2 and later MMUs.
|
|
|
|
|
|
|
|
|
|
config PAGE_SIZE_64KB
|
|
|
|
|
bool "64kB"
|
|
|
|
|
depends on EXPERIMENTAL && CPU_SH4
|
|
|
|
|
help
|
|
|
|
|
This enables support for 64kB pages, possible on all SH-4
|
|
|
|
|
CPUs and later. Highly experimental, not recommended.
|
|
|
|
|
|
|
|
|
|
endchoice
|
|
|
|
|
|
2006-01-17 14:14:19 +08:00
|
|
|
choice
|
|
|
|
|
prompt "HugeTLB page size"
|
|
|
|
|
depends on HUGETLB_PAGE && CPU_SH4 && MMU
|
|
|
|
|
default HUGETLB_PAGE_SIZE_64K
|
|
|
|
|
|
|
|
|
|
config HUGETLB_PAGE_SIZE_64K
|
2006-11-20 13:30:26 +08:00
|
|
|
bool "64kB"
|
|
|
|
|
|
|
|
|
|
config HUGETLB_PAGE_SIZE_256K
|
|
|
|
|
bool "256kB"
|
|
|
|
|
depends on X2TLB
|
2006-01-17 14:14:19 +08:00
|
|
|
|
|
|
|
|
config HUGETLB_PAGE_SIZE_1MB
|
|
|
|
|
bool "1MB"
|
|
|
|
|
|
2006-11-20 13:30:26 +08:00
|
|
|
config HUGETLB_PAGE_SIZE_4MB
|
|
|
|
|
bool "4MB"
|
|
|
|
|
depends on X2TLB
|
|
|
|
|
|
|
|
|
|
config HUGETLB_PAGE_SIZE_64MB
|
|
|
|
|
bool "64MB"
|
|
|
|
|
depends on X2TLB
|
|
|
|
|
|
2006-01-17 14:14:19 +08:00
|
|
|
endchoice
|
|
|
|
|
|
|
|
|
|
source "mm/Kconfig"
|
|
|
|
|
|
|
|
|
|
endmenu
|
|
|
|
|
|
|
|
|
|
menu "Cache configuration"
|
|
|
|
|
|
|
|
|
|
config SH7705_CACHE_32KB
|
|
|
|
|
bool "Enable 32KB cache size for SH7705"
|
|
|
|
|
depends on CPU_SUBTYPE_SH7705
|
|
|
|
|
default y
|
|
|
|
|
|
|
|
|
|
config SH_DIRECT_MAPPED
|
|
|
|
|
bool "Use direct-mapped caching"
|
|
|
|
|
default n
|
|
|
|
|
help
|
|
|
|
|
Selecting this option will configure the caches to be direct-mapped,
|
|
|
|
|
even if the cache supports a 2 or 4-way mode. This is useful primarily
|
|
|
|
|
for debugging on platforms with 2 and 4-way caches (SH7750R/SH7751R,
|
|
|
|
|
SH4-202, SH4-501, etc.)
|
|
|
|
|
|
|
|
|
|
Turn this option off for platforms that do not have a direct-mapped
|
|
|
|
|
cache, and you have no need to run the caches in such a configuration.
|
|
|
|
|
|
|
|
|
|
config SH_WRITETHROUGH
|
|
|
|
|
bool "Use write-through caching"
|
|
|
|
|
help
|
|
|
|
|
Selecting this option will configure the caches in write-through
|
|
|
|
|
mode, as opposed to the default write-back configuration.
|
|
|
|
|
|
|
|
|
|
Since there's sill some aliasing issues on SH-4, this option will
|
|
|
|
|
unfortunately still require the majority of flushing functions to
|
|
|
|
|
be implemented to deal with aliasing.
|
|
|
|
|
|
|
|
|
|
If unsure, say N.
|
|
|
|
|
|
|
|
|
|
config SH_OCRAM
|
|
|
|
|
bool "Operand Cache RAM (OCRAM) support"
|
|
|
|
|
help
|
|
|
|
|
Selecting this option will automatically tear down the number of
|
|
|
|
|
sets in the dcache by half, which in turn exposes a memory range.
|
|
|
|
|
|
|
|
|
|
The addresses for the OC RAM base will vary according to the
|
|
|
|
|
processor version. Consult vendor documentation for specifics.
|
|
|
|
|
|
|
|
|
|
If unsure, say N.
|
|
|
|
|
|
|
|
|
|
endmenu
|
