2019-05-27 14:55:06 +08:00
|
|
|
// SPDX-License-Identifier: GPL-2.0-or-later
|
2012-01-27 00:22:03 +08:00
|
|
|
/*
|
|
|
|
* arch/arm/mach-tegra/cpuidle.c
|
|
|
|
*
|
|
|
|
* CPU idle driver for Tegra CPUs
|
|
|
|
*
|
|
|
|
* Copyright (c) 2010-2012, NVIDIA Corporation.
|
|
|
|
* Copyright (c) 2011 Google, Inc.
|
|
|
|
* Author: Colin Cross <ccross@android.com>
|
|
|
|
* Gary King <gking@nvidia.com>
|
|
|
|
*
|
|
|
|
* Rework for 3.3 by Peter De Schrijver <pdeschrijver@nvidia.com>
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <linux/kernel.h>
|
|
|
|
#include <linux/module.h>
|
|
|
|
|
2014-07-11 15:52:41 +08:00
|
|
|
#include <soc/tegra/fuse.h>
|
|
|
|
|
2012-10-31 17:41:15 +08:00
|
|
|
#include "cpuidle.h"
|
2012-01-27 00:22:03 +08:00
|
|
|
|
2013-06-04 18:47:32 +08:00
|
|
|
void __init tegra_cpuidle_init(void)
|
2012-01-27 00:22:03 +08:00
|
|
|
{
|
2014-07-11 15:52:41 +08:00
|
|
|
switch (tegra_get_chip_id()) {
|
2012-10-31 17:41:15 +08:00
|
|
|
case TEGRA20:
|
2013-06-04 18:47:34 +08:00
|
|
|
if (IS_ENABLED(CONFIG_ARCH_TEGRA_2x_SOC))
|
|
|
|
tegra20_cpuidle_init();
|
2012-10-31 17:41:15 +08:00
|
|
|
break;
|
|
|
|
case TEGRA30:
|
2013-06-04 18:47:34 +08:00
|
|
|
if (IS_ENABLED(CONFIG_ARCH_TEGRA_3x_SOC))
|
|
|
|
tegra30_cpuidle_init();
|
2012-10-31 17:41:15 +08:00
|
|
|
break;
|
2013-01-21 17:49:06 +08:00
|
|
|
case TEGRA114:
|
2013-10-11 17:57:32 +08:00
|
|
|
case TEGRA124:
|
|
|
|
if (IS_ENABLED(CONFIG_ARCH_TEGRA_114_SOC) ||
|
|
|
|
IS_ENABLED(CONFIG_ARCH_TEGRA_124_SOC))
|
2013-06-04 18:47:34 +08:00
|
|
|
tegra114_cpuidle_init();
|
2012-10-31 17:41:15 +08:00
|
|
|
break;
|
2012-01-27 00:22:03 +08:00
|
|
|
}
|
|
|
|
}
|
2013-05-07 04:19:19 +08:00
|
|
|
|
|
|
|
void tegra_cpuidle_pcie_irqs_in_use(void)
|
|
|
|
{
|
2014-07-11 15:52:41 +08:00
|
|
|
switch (tegra_get_chip_id()) {
|
2013-05-07 04:19:19 +08:00
|
|
|
case TEGRA20:
|
|
|
|
if (IS_ENABLED(CONFIG_ARCH_TEGRA_2x_SOC))
|
|
|
|
tegra20_cpuidle_pcie_irqs_in_use();
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
}
|