OSchip
/
UnityChipVerification
0
0
Fork 14
Code Issues Pull Requests Packages Projects Releases Wiki Activity

update

This commit is contained in:
yaozhicheng 2024-04-15 17:51:59 +08:00
parent 6491c2b3a9
commit 83cf98731f
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
Readme.md
View File

@ -4,7 +4,7 @@
This project aims to explore open-sourced subdivision verification of the high-performance open-source RISC-V OpenXiangshan processor's microarchitecture. It introduces new tools and methods based on Python, enabling all students interested in chip design and verification to quickly grasp and study the XiangShan microarchitecture. This phase provides a detailed introduction to the principles and implementation of the branch prediction module of the XiangShan Kunminghu architecture, along with the corresponding open-source verification environment. Participants in this phase can earn points and rewards by submitting bugs, writing verification reports, and more.
**The Open-Verify Porject Official Website：[www.openverify.cc](https://openverify.cc)**
**The Open-Verify Porject Official Website：[www.open-verify.cc](https://open-verify.cc)**
**Gitlink Event：[https://www.gitlink.org.cn/glcc/2023/subjects/detail/473](https://www.gitlink.org.cn/glcc/2023/subjects/detail/473)**