OSchip
/
OpenBLAS
mirror of https://github.com/xianyi/OpenBLAS.git
0
0
Fork 2
Code Issues Packages Projects Releases Wiki Activity
OpenBLAS/Makefile.prebuild

114 lines
2.6 KiB
Makefile
Raw Normal View History

Refs #185. Add missing 'const' to declarations in <cblas.h>. Thanks to Dan Povey! The 'const' modifications were done automatically using this scripts: https://kaldi.svn.sourceforge.net/svnroot/kaldi/sandbox/dan/tools/for_openblas
2013-01-21 04:53:52 +08:00
# This is triggered by Makefile.system and runs before any of the code is built.
Import GotoBLAS2 1.13 BSD version codes.
2011-01-24 22:54:24 +08:00
export BINARY
export USE_OPENMP
make DYNAMIC_ARCH option available to getarch_2nd/param.h
2022-01-09 06:50:34 +08:00
ifdef DYNAMIC_ARCH
override HOST_CFLAGS += -DDYNAMIC_ARCH
endif
Import GotoBLAS2 1.13 BSD version codes.
2011-01-24 22:54:24 +08:00
ifdef TARGET_CORE
TARGET_MAKE = Makefile_kernel.conf
TARGET_CONF = config_kernel.h
else
TARGET_MAKE = Makefile.conf
TARGET_CONF = config.h
endif
Add fallback option USE_PERL for original PERL-based build scripts
2022-05-23 00:27:02 +08:00
ifdef USE_PERL
SCRIPTSUFFIX = .pl
else
SCRIPTSUFFIX =
endif
Import GotoBLAS2 1.13 BSD version codes.
2011-01-24 22:54:24 +08:00
# CPUIDEMU = ../../cpuid/table.o
ifdef CPUIDEMU
EXFLAGS = -DCPUIDEMU -DVENDOR=99
endif
Add compiler options for MIPS32 24K/1004K
2020-04-19 12:50:51 +08:00
ifeq ($(TARGET), MIPS24K)
TARGET_FLAGS = -mips32r2
endif
ifeq ($(TARGET), MIPS1004K)
Add mips32r2 api target
2018-05-03 02:17:26 +08:00
TARGET_FLAGS = -mips32r2
endif
MIPS n32 ABI support, MSA support detection and rename ARCH, ARCHFLAGS Signed-off-by: Shivraj Patil <shivraj.patil@imgtec.com>
2016-08-08 14:28:01 +08:00
ifeq ($(TARGET), P5600)
TARGET_FLAGS = -mips32r5
endif
ifeq ($(TARGET), I6400)
TARGET_FLAGS = -mips64r6
endif
ifeq ($(TARGET), P6600)
TARGET_FLAGS = -mips64r6
endif
Added mips I6500 core Signed-off-by: Shivraj Patil <shivraj.patil@imgtec.com>
2017-09-22 14:27:43 +08:00
ifeq ($(TARGET), I6500)
TARGET_FLAGS = -mips64r6
endif
Add the support for RISC-V Vector. Change-Id: Iae7800a32f5af3903c330882cdf6f292d885f266
2020-10-15 16:05:37 +08:00
ifeq ($(TARGET), C910V)
Update RISC-V Intrinsic API.
2022-02-28 20:33:11 +08:00
TARGET_FLAGS = -march=rv64gcv0p7_zfh_xtheadc -mabi=lp64d
Add the support for RISC-V Vector. Change-Id: Iae7800a32f5af3903c330882cdf6f292d885f266
2020-10-15 16:05:37 +08:00
endif
Add CSKY support
2024-01-16 23:45:06 +08:00
ifeq ($(TARGET), CK860FV)
TARGET_FLAGS = -march=ck860v -mcpu=ck860fv -mfdivdu -mhard-float
Restore riscv64 fixes from develop branch: dot product double precision accumulation, zscal NaN handling
2024-02-01 18:26:02 +08:00
endif
Merge branch 'risc-v' into develop
2024-01-29 19:11:39 +08:00
Initial version for riscv sifive x280
2022-11-15 16:06:25 +08:00
ifeq ($(TARGET), x280)
Fix merge problem; Update compiling COMMON_OPT per review comments.
2022-11-29 13:42:29 +08:00
TARGET_FLAGS = -march=rv64imafdcv_zba_zbb_zfh -mabi=lp64d
Initial version for riscv sifive x280
2022-11-15 16:06:25 +08:00
endif
Fix BLAS and LAPACK tests for C910V and RISCV64_ZVL256B targets * Fixed bugs in dgemm, [a]min\max, asum kernels * Added zero checks for BLAS kernels * Added dsdot implementation for RVV 0.7.1 * Fixed bugs in _vector files for C910V and RISCV64_ZVL256B targets * Added additional definitions for RISCV64_ZVL256B target
2023-04-07 16:13:23 +08:00
ifeq ($(TARGET), RISCV64_ZVL256B)
disable fp16 flags on RISC-V unless BUILD_HFLOAT16=1 The compiler options that enable 16 bit floating point instructions should not be enabled by default when building the RISCV64_ZVL128B and RISCV64_ZVL256B targets. The zfh and zvfh extensions are not part of the 'V' extension and are not required by any of the RVA profiles. There's no guarantee that kernels built with zfh and zvfh will work correctly on fully compliant RVA23U64 devices. To fix the issue we only build the RISCV64_ZVL128B and RISCV64_ZVL256B kernels with the half float flags if BUILD_HFLOAT16=1. We also update the RISC-V dynamic detection code to disable the RISCV64_ZVL128B and RISCV64_ZVL256B kernels at runtime if we've built with DYNAMIC_ARCH=1 and BUILD_HFLOAT16=1 and are running on a device that does not support both Zfh and Zvfh. Fixes: https://github.com/OpenMathLib/OpenBLAS/issues/5428
2025-08-27 18:15:09 +08:00
TARGET_FLAGS = -march=rv64imafdcv -mabi=lp64d
Fix BLAS and LAPACK tests for C910V and RISCV64_ZVL256B targets * Fixed bugs in dgemm, [a]min\max, asum kernels * Added zero checks for BLAS kernels * Added dsdot implementation for RVV 0.7.1 * Fixed bugs in _vector files for C910V and RISCV64_ZVL256B targets * Added additional definitions for RISCV64_ZVL256B target
2023-04-07 16:13:23 +08:00
endif
[RISC-V] Add RISC-V Vector 128-bit target Current RVV x280 target depends on vlen=512-bits for Level 3 operations. Commit adds generic target that supports vlen=128-bits. New target uses the same scalable kernels as x280 for Level 1&2 operations, and autogenerated kernels for Level 3 operations. Functional correctness of Level 3 operations tested on vlen=128-bits using QEMU v8.1.1 for ctests and BLAS-Tester.
2023-12-04 19:02:18 +08:00
ifeq ($(TARGET), RISCV64_ZVL128B)
disable fp16 flags on RISC-V unless BUILD_HFLOAT16=1 The compiler options that enable 16 bit floating point instructions should not be enabled by default when building the RISCV64_ZVL128B and RISCV64_ZVL256B targets. The zfh and zvfh extensions are not part of the 'V' extension and are not required by any of the RVA profiles. There's no guarantee that kernels built with zfh and zvfh will work correctly on fully compliant RVA23U64 devices. To fix the issue we only build the RISCV64_ZVL128B and RISCV64_ZVL256B kernels with the half float flags if BUILD_HFLOAT16=1. We also update the RISC-V dynamic detection code to disable the RISCV64_ZVL128B and RISCV64_ZVL256B kernels at runtime if we've built with DYNAMIC_ARCH=1 and BUILD_HFLOAT16=1 and are running on a device that does not support both Zfh and Zvfh. Fixes: https://github.com/OpenMathLib/OpenBLAS/issues/5428
2025-08-27 18:15:09 +08:00
TARGET_FLAGS = -march=rv64imafdcv -mabi=lp64d
[RISC-V] Add RISC-V Vector 128-bit target Current RVV x280 target depends on vlen=512-bits for Level 3 operations. Commit adds generic target that supports vlen=128-bits. New target uses the same scalable kernels as x280 for Level 1&2 operations, and autogenerated kernels for Level 3 operations. Functional correctness of Level 3 operations tested on vlen=128-bits using QEMU v8.1.1 for ctests and BLAS-Tester.
2023-12-04 19:02:18 +08:00
endif
Initial version for riscv sifive x280
2022-11-15 16:06:25 +08:00
ifeq ($(TARGET), RISCV64_GENERIC)
TARGET_FLAGS = -march=rv64imafdc -mabi=lp64d
Add CSKY support
2024-01-16 23:45:06 +08:00
endif
get rid of the generated cblas_noconst.h file
2013-08-28 22:52:24 +08:00
all: getarch_2nd
Import GotoBLAS2 1.13 BSD version codes.
2011-01-24 22:54:24 +08:00
./getarch_2nd 0 >> $(TARGET_MAKE)
./getarch_2nd 1 >> $(TARGET_CONF)
Add fallback option USE_PERL for original PERL-based build scripts
2022-05-23 00:27:02 +08:00
$(TARGET_CONF): c_check$(SCRIPTSUFFIX) f_check$(SCRIPTSUFFIX) getarch
Remove excessive quoting of arguments from PR3722
2022-09-07 15:01:03 +08:00
./c_check$(SCRIPTSUFFIX) $(TARGET_MAKE) $(TARGET_CONF) "$(CC)" $(TARGET_FLAGS) $(CFLAGS)
Refs #279. Provide ONLY_CBLAS flag. If you only need CBLAS without a fortran compiler, please try make ONLY_CBLAS=1. This mode only compiler CBLAS without BLAS fortran interface and LAPACK.
2013-08-21 00:03:25 +08:00
ifneq ($(ONLY_CBLAS), 1)
Remove excessive quoting of arguments from PR3722
2022-09-07 15:01:03 +08:00
./f_check$(SCRIPTSUFFIX) $(TARGET_MAKE) $(TARGET_CONF) "$(FC)" $(TARGET_FLAGS)
Refs #279. Provide ONLY_CBLAS flag. If you only need CBLAS without a fortran compiler, please try make ONLY_CBLAS=1. This mode only compiler CBLAS without BLAS fortran interface and LAPACK.
2013-08-21 00:03:25 +08:00
else
#When we only build CBLAS, we set NOFORTRAN=2
echo "NOFORTRAN=2" >> $(TARGET_MAKE)
echo "NO_FBLAS=1" >> $(TARGET_MAKE)
echo "F_COMPILER=GFORTRAN" >> $(TARGET_MAKE)
echo "BU=_" >> $(TARGET_MAKE)
echo "#define BUNDERSCORE _" >> $(TARGET_CONF)
echo "#define NEEDBUNDERSCORE 1" >> $(TARGET_CONF)
endif
Import GotoBLAS2 1.13 BSD version codes.
2011-01-24 22:54:24 +08:00
./getarch 0 >> $(TARGET_MAKE)
./getarch 1 >> $(TARGET_CONF)
getarch : getarch.c cpuid.S dummy $(CPUIDEMU)
Remove excessive quoting of arguments from PR3722
2022-09-07 15:01:03 +08:00
avx512=$$(./c_check$(SCRIPTSUFFIX) - - "$(CC)" $(TARGET_FLAGS) $(CFLAGS) | grep NO_AVX512); \
rv64gv=$$(./c_check$(SCRIPTSUFFIX) - - "$(CC)" $(TARGET_FLAGS) $(CFLAGS) | grep NO_RV64GV); \
Have getarch downgrade the RISCV C910V target to GENERIC if compiler lacks vector support
2022-05-04 05:29:55 +08:00
$(HOSTCC) $(HOST_CFLAGS) $(EXFLAGS) $${avx512:+-D$${avx512}} $${rv64gv:+-D$${rv64gv}} -o $(@F) getarch.c cpuid.S $(CPUIDEMU)
Import GotoBLAS2 1.13 BSD version codes.
2011-01-24 22:54:24 +08:00
Fix build targets in Makefile.prebuild - config.h was used as target even when it wasn't generated. This only worked because the 'dummy' target always triggers a full rebuild. It is however better to specify the exact target that is to be rebuilt do avoid confusion. - Explicitly mark 'dummy' as a 'phony' target. Signed-off-by: Egbert Eich <eich@suse.com>
2022-03-21 18:16:49 +08:00
getarch_2nd : getarch_2nd.c $(TARGET_CONF) dummy
Import GotoBLAS2 1.13 BSD version codes.
2011-01-24 22:54:24 +08:00
ifndef TARGET_CORE
Pass CFLAGS from env to Makefile.prebuild and remove iOS hack
2020-02-17 05:11:40 +08:00
$(HOSTCC) -I. $(HOST_CFLAGS) -o $(@F) getarch_2nd.c
Import GotoBLAS2 1.13 BSD version codes.
2011-01-24 22:54:24 +08:00
else
Pass CFLAGS from env to Makefile.prebuild and remove iOS hack
2020-02-17 05:11:40 +08:00
$(HOSTCC) -I. $(HOST_CFLAGS) -DBUILD_KERNEL -o $(@F) getarch_2nd.c
Import GotoBLAS2 1.13 BSD version codes.
2011-01-24 22:54:24 +08:00
endif
dummy:
Fix build targets in Makefile.prebuild - config.h was used as target even when it wasn't generated. This only worked because the 'dummy' target always triggers a full rebuild. It is however better to specify the exact target that is to be rebuilt do avoid confusion. - Explicitly mark 'dummy' as a 'phony' target. Signed-off-by: Egbert Eich <eich@suse.com>
2022-03-21 18:16:49 +08:00
.PHONY: dummy