Nigel
/
mindspore
forked from mindspore-Ecosystem/mindspore
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity
11,099 Commits 24 Branches 0 Tags 3.9 GiB
Commit Graph

11099 Commits

Author SHA1 Message Date
sunsuodong e23edeefca arithmetic_self_fp16 2020-09-29 10:12:55 +08:00
fuzhiye 2d00b74de2 optimize winograd input transform func 2020-09-29 10:02:55 +08:00
mindspore-ci-bot 8b4cdc1523 !6978 [MSLITE] transformat optimize for leaky_relu 
Merge pull request !6978 from zhengjun10/master
 2020-09-29 09:27:00 +08:00
mindspore-ci-bot 2b1363bc7f !6972 add set soc version api 
Merge pull request !6972 from jjfeing/master
 2020-09-29 09:08:02 +08:00
mindspore-ci-bot 2a799fe90e !6018 Set the number of epochs in mode.train() non-sink Mode 
Merge pull request !6018 from h.farahat/ms_nonsink_epochs
 2020-09-28 22:15:54 +08:00
zhengjun10 bd9d63861d transformat optimize 2020-09-28 21:23:54 +08:00
Jesse Lee 2b6f8556ca revert arena code to use malloc 2020-09-28 09:21:34 -04:00
jjfeing 7dda95d247 set soc version 2020-09-28 21:04:07 +08:00
mindspore-ci-bot f2b1392c7c !6984 [LITE][CPU][DEVELOP]optimize arm64 model init time 
Merge pull request !6984 from liuzhongkai/winograd_optimize
 2020-09-28 20:56:48 +08:00
mindspore-ci-bot a110e61caf !6983 [MSLITE] deconv fp16 memory leak bug 
Merge pull request !6983 from ling/bug
 2020-09-28 20:44:43 +08:00
mindspore-ci-bot 84300094c0 !6986 [MSLITE][Develop] fix bug of arm fp16 cpu op: deconv depthwise 
Merge pull request !6986 from yangruoqi713/lite
 2020-09-28 20:43:21 +08:00
mindspore-ci-bot 4e08378448 !6965 cpu Sub support broadcast shape 
Merge pull request !6965 from baihuawei/fixsub
 2020-09-28 20:40:39 +08:00
mindspore-ci-bot d8cfba8ba6 !6912 generalize CPU Slice op 
Merge pull request !6912 from baihuawei/fixslice
 2020-09-28 20:39:44 +08:00
liuzhongkai d994d3430f windgrad init optimize 2020-09-28 20:18:43 +08:00
mindspore-ci-bot 58e9efb8aa !6975 serving ctrl+c multi times exception fix 
Merge pull request !6975 from 徐永飞/master
 2020-09-28 19:48:28 +08:00
yangruoqi713 6ea73bb856 [MSLITE][Develop] fix bug of arm fp16 cpu op: deconv depthwise 2020-09-28 19:46:29 +08:00
mindspore-ci-bot 8ac8ad5158 !6917 [MSLITE] Remove cast operator which convert data from fp32 to fp16 in MindSpore models. 
Merge pull request !6917 from wangshaocong/bugfix_master
 2020-09-28 19:37:25 +08:00
huangxinjing 2fa6a3b3c2 Fix doc error 2020-09-28 19:17:26 +08:00
mindspore-ci-bot 31f37a3c01 !6973 [AutoParallel]Semi_auto_parallel_support_gpt2 
Merge pull request !6973 from lichen/semi_auto_support_gpt2
 2020-09-28 18:17:45 +08:00
ling 59160641a2 [MSLITE] deconv fp16 memory leak bug 2020-09-28 17:51:29 +08:00
fangzehua a822966300 add cache ops for cpu and aicpu 2020-09-28 17:45:25 +08:00
mindspore-ci-bot f34a65a2b0 !6970 [MD] Fix minddata compose comment example 
Merge pull request !6970 from xiefangqi/md_fix_compose_comment
 2020-09-28 17:07:14 +08:00
mindspore-ci-bot f0ae61d437 !6852 yolov3_darknet53 test case 
Merge pull request !6852 from 吴书全/yolov3_dark_0924
 2020-09-28 16:59:32 +08:00
mindspore-ci-bot 13a9afebfd !6913 add java api and ci 
Merge pull request !6913 from yeyunpeng2020/java
 2020-09-28 16:59:09 +08:00
mindspore-ci-bot e7a5f31cee !6964 adopt BoundingBoxEncode modification and disable save_graph in maskrcnn 
Merge pull request !6964 from gengdongjie/master
 2020-09-28 16:29:07 +08:00
xuyongfei 2c40fbf053 serving ctrl+c multi times exception fix 2020-09-28 16:26:54 +08:00
mindspore-ci-bot 990524c0e2 !6691 modify distribution type note 
Merge pull request !6691 from baihuawei/distributiontype
 2020-09-28 15:51:55 +08:00
mindspore-ci-bot d3d858af2d !6956 add time to start service 
Merge pull request !6956 from hexia/master
 2020-09-28 15:51:49 +08:00
mindspore-ci-bot e7eafb38a0 !6967 [MS][LITE][Develop]merge border handling for matmul 
Merge pull request !6967 from lixian/master
 2020-09-28 15:49:52 +08:00
lichenever 23a38aa1dc semi_auto_support_gpt2 2020-09-28 15:48:09 +08:00
linqingke ca90924fa4 Add modelzoo CNNCTC Network. 2020-09-28 15:39:34 +08:00
xiefangqi e7fc0fbcd5 minddata fix compose comment example 2020-09-28 15:35:10 +08:00
mindspore-ci-bot d71cd1e8e7 !6962 support mul int8 op 
Merge pull request !6962 from cjh9368/support_int8_op
 2020-09-28 15:34:43 +08:00
baihuawei 2b1e969892 cpu Sub support broadcast shape 2020-09-28 15:18:51 +08:00
wsq3 6b0b0e5ac1 yolov3_darknet53 test case,add pycocotools labrary,modified the 
labrary(mindspore.dataset.vision.c_transforms)
add opencv-python labrary
 2020-09-28 14:55:48 +08:00
hexia c375d92fe6 add time to start service 2020-09-28 14:46:51 +08:00
mindspore-ci-bot 1c06d6e024 !6950 modify atlas installer package default directory 
Merge pull request !6950 from yanghaoran/master
 2020-09-28 14:46:19 +08:00
mindspore-ci-bot ed45993f1e !6937 fix BCELoss 
Merge pull request !6937 from baihuawei/lossmodify
 2020-09-28 14:46:04 +08:00
gengdongjie 41fd8608f8 adopt BoundingBoxEncode modification and disable save graph for maskrcnn 2020-09-28 14:35:34 +08:00
lixian 895efc6e2f merge border handling for matmul 2020-09-28 14:33:34 +08:00
mindspore-ci-bot d9a001a645 !6581 add gpu operator assign 
Merge pull request !6581 from lingyunli63/master_add_assign_with_update_akg
 2020-09-28 14:24:04 +08:00
mindspore-ci-bot 649cee8ffc !6940 scale with relu fusion and calculating 
Merge pull request !6940 from zhaozhenlong/lite/op/scale_relu
 2020-09-28 14:17:29 +08:00
xulei2020 6bb34eaa64 add input param check 2020-09-28 14:12:21 +08:00
mindspore-ci-bot dcc4bb1d5c !6960 [MS][LITE][Develop]optimization for fp32 matmul kernel on arm64 
Merge pull request !6960 from lixian/master
 2020-09-28 14:11:18 +08:00
mindspore-ci-bot c90652ab8b !6957 [MD] minddata catch jpeg err exi runtime_error 
Merge pull request !6957 from xiefangqi/md_catch_jpeg_errexit
 2020-09-28 14:10:15 +08:00
mindspore-ci-bot 5f244627f1 !6953 Check and set ASCEND_OPP_PATH env 
Merge pull request !6953 from zhoufeng/set-opp-path-env-mst
 2020-09-28 14:08:59 +08:00
wang_shaocong 49a934c78d Remove cast operators which convert datatype from fp32 to fp16. 2020-09-28 11:55:12 +08:00
mindspore-ci-bot 2039f5f47c !6958 [MSLITE] Fix the bug of fp16 fullconnection output incorrect 
Merge pull request !6958 from zhanyuan/dev
 2020-09-28 11:43:56 +08:00
cjh9368 9f5ed13887 support scale int8 op 2020-09-28 11:41:44 +08:00
zhaozhenlong 0e07b0d9e8 scale add relu and relu6 for fusion and calculating 2020-09-28 11:34:38 +08:00