Nigel
/
mindspore
forked from mindspore-Ecosystem/mindspore
0
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity
22,898 Commits 24 Branches 0 Tags 3.9 GiB
Commit Graph

44 Commits

Author SHA1 Message Date
dingpeifei 3c9d8cb073 The input and output of batchnorm reverse operator increase pass in ascend platform under the mode of pynitve 2021-03-27 16:49:38 +08:00
dingpeifei 87e41aaeee IR operators of GPU and CPU are unified as batchnorm 2021-03-18 19:02:28 +08:00
liubuyu 518818fbef reshape type for 3d nodes 2021-03-10 08:56:10 +08:00
yuchaojie 6d195f340c add SyncBatchNorm 2021-02-27 14:32:54 +08:00
jinyaohui 8022f9a6ed modify pack to stack 2021-02-04 18:54:31 +08:00
shenghong96 49144fde37 fix UT of test_topk_no_split 2021-02-02 16:52:20 +08:00
xsmq a8259bae9b disable ut cpp case(test_topk_no_split) 2021-02-02 15:52:05 +08:00
lilei 9a45c4419c modify batch_normal 2021-01-13 20:59:46 +08:00
jjfeing 8fb7d11ecb fix topk help 4096 2020-11-26 19:16:37 +08:00
huanghui 1c6c280da7 fix unsorted_segment_sum_fission pass 2020-11-11 11:25:55 +08:00
Yi Huaijie d7faa77b5e support int64 shape 2020-11-05 21:15:49 +08:00
fary86 fcbb3e0edc Refactor ms_context implementation 2020-08-30 22:51:40 +08:00
huanghui b8d7f6d77f add UnsortedSegmentSum fission pass 2020-08-12 19:17:19 +08:00
mindspore-ci-bot b045f47428 !3983 Add ReduceMin fission pass 
Merge pull request !3983 from huanghui/reduce-min-fission-pass
 2020-08-05 19:46:00 +08:00
huanghui 30000fdb52 add ReduceMin fission pass 2020-08-05 10:46:01 +08:00
liubuyu d81862a916 decoupling core and context 2020-08-05 08:15:14 +08:00
WilliamLian 0179724dcd spilit unspported transdata to two transdata from special format -> defualt -> default -> special 2020-07-28 14:23:31 +08:00
mindspore-ci-bot 6f8863b65d !3198 synchronize latest Ascend software suite 18 Jul 2020, and merging branches 
Merge pull request !3198 from yanghaoran/code_sync_0718
 2020-07-19 14:14:45 +08:00
yujianfeng fa0684d12d Add pack and concat fission pass 2020-07-18 15:39:06 +08:00
changzherui f4cb445ea8 syn code for 0715 2020-07-16 17:18:21 +08:00
liubuyu 43c79eb853 mindspore path adjust 2020-07-14 18:07:28 +08:00
huanghui 3eaf663545 add tensor scatter update fission pass 2020-07-10 15:41:22 +08:00
yujianfeng 7ad877a948 Add Split fission pass 2020-06-20 14:28:25 +08:00
WilliamLian 9808e47663 change checkAicpu to CheckAICPU & add charge Scalar function to charge the input or output is scalar 2020-06-09 09:31:43 +08:00
huanghui b4c0ed4b36 add signle batchnorm fission pass 2020-06-08 10:08:23 +08:00
chujinjin 7465abc798 optimize transdata for pynative 2020-06-05 14:10:55 +08:00
huanghui cf87218fb7 place layernormgrad split pass before kernel select 2020-06-04 19:39:40 +08:00
mindspore-ci-bot 59683a1d90 !1692 Fix topk bug for fasterrcnn 
Merge pull request !1692 from meixiaowei/master
 2020-05-30 09:56:40 +08:00
yujianfeng e6f1cfa581 Check the input size of BatchNorm before fission in bert 2020-05-29 19:34:58 +08:00
meixiaowei 1778ec0135 fix topk bug 2020-05-29 19:04:18 +08:00
mindspore-ci-bot 04398cf88e !1433 add tensor_minnie and separate py from ir 
Merge pull request !1433 from leopz/tensor_base
 2020-05-28 16:00:56 +08:00
leopz 4508134ceb add tensor_minnie and separate py from ir 2020-05-28 14:26:26 +08:00
yujianfeng ee087bdf60 Check the size of topk input names before converting input to attr 2020-05-28 10:29:21 +08:00
huanghui c4af71e236 add LarsV2 fission pass 2020-05-18 11:30:45 +08:00
yujianfeng 2b061c84c7 Add batch_norm_grad infer fisson 2020-05-15 09:44:40 +08:00
WilliamLian 691b0648e3 convert unsupported kernel in aicore to aicpu 2020-05-13 11:52:26 +08:00
YuJianfeng aa6f808616 Add batch norm bert fission pass 2020-05-06 16:33:46 +08:00
changzherui 99c9b48a4d delete TestHWBatchNormGradSplit 2020-05-04 19:39:17 +08:00
huanghui 0de0aee54e Add BatchNormGrad split pass 2020-04-29 15:28:23 +08:00
mindspore-ci-bot 3d9f1087c6 !695 Check topk supported before converting input to attr 
Merge pull request !695 from YuJianfeng/master
 2020-04-26 21:38:43 +08:00
YuJianfeng ce2a13fcda Check topk supported before converting input to attr 2020-04-26 18:40:17 +08:00
huanghui 9e29224af9 move add_memcpy_async pass and transdata_split pass 2020-04-26 10:48:44 +08:00
YuJianfeng 7307c81f31 implement AddN fission pass 2020-04-13 16:05:45 +08:00
zhunaipan 930a1fb0a8 initial version 
Signed-off-by: leonwanghui <leon.wanghui@huawei.com>
 2020-03-27 22:54:54 +08:00